

# **Series 54/74 Circuits**



# New TTL/MSI Now Available

## SN54/74175 Quad and SN54/74174 HEX D-Type Flip-Flops With Direct Clear

- Replace latch circuits with clocked operation
- Reduce F-F Package count by 50 to 66
- Fully buffered inputs/outputs
- Economical for use as:

6

- Buffer registers
- Shift registers
- Shift-register generators
- Pattern generators
- Scratch-pad memories



Available in 16-pin  
J, N, and W packages

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC


## HIGH-SPEED SATURATED TRANSISTOR-TRANSISTOR LOGIC CIRCUITS FOR GENERAL-PURPOSE DIGITAL SYSTEM APPLICATIONS

SERIES 54, 74  
REVISED JANUARY 1971

### description

Series 54/74 integrated circuits are designed and characterized for high-speed, general-purpose digital applications where high d-c noise margin and relatively low power dissipation are important system considerations. This logic series includes the basic gates, flip-flop elements, and complex logic and storage elements needed to perform all functions of general-purpose digital systems. Series 54 and 74 are completely compatible with Series 54H/74H, 54L/74L, and 54S/74S TTL logic families. Compatibility of these four TTL families permits improved systems design as the logician is permitted the flexibility of selecting component switching speed or circuit power dissipation with respect to system requirements. Series 54H/74H or 54S/74S high-speed TTL circuits can be selectively used to perform those functions requiring minimal propagation delay times. Series 54L/74L low-power TTL circuits can be used to reduce total power requirements. All four TTL families are designed to operate at the same supply voltages and compatible logic levels. In addition, high d-c noise margins characteristic of TTL circuits are maintained.

TYPICAL DUAL FLIP-FLOP CIRCUIT BAR



6

Definitive specifications are provided for operating characteristics over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  for Series 54 circuits, and over the temperature range of  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  for Series 74 circuits.

### features

#### LOW SYSTEM COST

- choice of packages — ceramic flat package
  - economical dual-in-line plastic package
  - ceramic dual-in-line package
- broad selection of SSI and MSI functions — reduces package count

#### OPTIMUM CIRCUIT PERFORMANCE

- high speed — typical gate propagation delay time of 10 ns
- high d-c noise margin — typically one volt
- low output impedance provides low a-c noise susceptibility
- diode-clamped inputs simplify system design
- low power dissipation — 10 mW per gate at 50% duty cycle
- full fan-out
  - 10 Series 54/74L loads
  - 40 Series 54L/74L loads
  - 8 Series 54S/74S or 54H/74H loads
- compatible for use with other current-sinking logic families — DTL, other TTL
- all inputs are diode clamped to minimize transmission-line effects

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## SERIES 54/74 FEATURING 10 ns SPEED AND 10 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TEMPERATURE RANGES		PACKAGES*			SEC. PAGE
	-55°C to 125°C	0°C to 70°C	Dual-In-Line	Flat		
<b>NAND/NOR/AND/OR GATES AND BUFFERS</b>						
Quadruple 2-Input Positive NAND Gates . . . . .	SN5400	SN7400	J	N	W	6-5
Quadruple 2-Input Positive NAND Gates (with Open-Collector Output) . . . . .	SN5401	SN7401	J	N	W	6-6
Quadruple 2-Input Positive NOR Gates . . . . .	SN5402	SN7402	J	N	W	6-9
Quadruple 2-Input Positive NAND Gates (with Open-Collector Output) . . . . .	SN5403	SN7403	J	N		6-10
Hex Inverters . . . . .	SN5404	SN7404	J	N	W	6-11
Hex Inverters (with Open-Collector Output) . . . . .	SN5405	SN7405	J	N	W	6-12
Hex Inverter Buffers/Drivers (with Open-Collector High-Voltage Output) . . . . .	SN5406	SN7406	J	N	W	6-13
Hex Buffers/Drivers (with Open-Collector High-Voltage Output) . . . . .	SN5407	SN7407	J	N	W	6-15
Quadruple 2-Input Positive AND Gates . . . . .	SN5408	SN7408	J	N	W	6-17
Quadruple 2-Input Positive AND Gates . . . . .	SN5409	SN7409	J	N	W	6-17
Triple 3-Input Positive NAND Gates . . . . .	SN5410	SN7410	J	N	W	6-20
Triple 3-Input Positive NAND Gates (with Open-Collector Output) . . . . .	SN5412	SN7412	J	N	W	6-21
Dual NAND Schmitt Triggers . . . . .	SN5413	SN7413	J	N	W	6-22
Hex Inverter Buffers/Drivers (with Open-Collector High-Voltage Output) . . . . .	SN5416	SN7416	J	N	W	6-13
Hex Buffers/Drivers (with Open-Collector High-Voltage Output) . . . . .	SN5417	SN7417	J	N	W	6-15
Dual 4-Input Positive NAND Gates . . . . .	SN5420	SN7420	J	N	W	6-26
Expandable Dual 4-Input Positive NOR Gates (with Strobe) . . . . .	SN5423	SN7423	J	N	W	6-27
Dual 4-Input Positive NOR Gates . . . . .	SN5425	SN7425	J	N	W	6-27
Quadruple 2-Input High-Voltage Interface NAND Gates . . . . .	SN5426	SN7426	J	N		6-30
Triple 3-Input Positive NOR Gates . . . . .	SN5427	SN7427	J	N	W	6-32
8-Input Positive NAND Gates . . . . .	SN5430	SN7430	J	N	W	6-34
Quadruple 2-Input Positive OR Gates . . . . .	SN5432	SN7432	J	N	W	6-35
Quadruple 2-Input Positive NAND Buffers . . . . .	SN5437	SN7437	J	N	W	6-37
Quadruple 2-Input Positive NAND Buffers (with Open-Collector Output) . . . . .	SN5438	SN7438	J	N	W	6-37
Dual 4-Input Positive NAND Buffers . . . . .	SN5440	SN7440	J	N	W	6-39

SEE PAGES 9-1, 9-2, AND 9-3 FOR LISTING OF TTL MSI CIRCUITS

\* For outline drawings of all packages, see Section 1.

—SEE ORDERING INSTRUCTIONS PAGE 1-1—

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## SERIES 54/74 FEATURING 10 ns SPEED AND 10 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TEMPERATURE RANGES		PACKAGES*			SEC. PAGE
	-55°C to 125°C	0°C to 70°C	Dual-In-			
			Line	Flat		
<b>AND-OR-INVERT GATES</b>						
Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gates . . . . .	SN5450	SN7450	J	N	W	6-40
Dual 2-Wide 2-Input AND-OR-INVERT Gates . . . . .	SN5451	SN7451	J	N	W	6-40
Expandable 4-Wide 2-Input AND-OR-INVERT Gates . . . . .	SN5453	SN7453	J	N	W	6-42
4-Wide 2-Input AND-OR-INVERT Gates . . . . .	SN5454	SN7454	J	N	W	6-42
<b>EXPANDERS</b>						
Dual 4-Input Expander . . . . .	SN5460		J	N	W	6-44
Dual 4-Input Expander . . . . .		SN7460	J	N	W	6-45
<b>FLIP-FLOPS</b>						
Positive Edge-Triggered J-K Flip-Flops (AND Inputs) . . . . .	SN5470	SN7470	J	N	W	6-46
J-K Master-Slave Flip-Flops (AND Inputs) . . . . .	SN5472	SN7472	J	N	W	6-49
Dual J-K Master-Slave Flip-Flops . . . . .	SN5473	SN7473	J	N	W	6-52
Dual D-Type Edge-Triggered Flip-Flops . . . . .	SN5474	SN7474	J	N	W	6-55
Dual J-K Master-Slave Flip-Flops with Preset and Clear . . . . .	SN5476	SN7476	J	N	W	6-58
Gated J-K Master-Slave Flip-Flops . . . . .	SN54104	SN74104	J	N	W	6-61
Gated J-K Master-Slave Flip-Flops . . . . .	SN54105	SN74105	J	N	W	6-61
Dual J-K Master-Slave Flip-Flops (V <sub>CC</sub> -14, Gnd-7) . . . . .	SN54107	SN74107	J	N		6-52
Gated J-K Master-Slave Flip-Flops with Data Lockout . . . . .	SN54110	SN74110	J	N	W	6-66
Dual J-K Master-Slave Flip-Flops with Data Lockout . . . . .	SN54111	SN74111	J	N	W	6-69
Monostable Multivibrators . . . . .	SN54121	SN74121	J	N	W	6-72
Retriggerable Monostable Multivibrators with Clear . . . . .	SN54122	SN74122	J	N	W	6-79
Dual Retriggerable Monostable Multivibrators with Clear . . . . .	SN54123	SN74123	J	N	W	6-79

6

SEE PAGES 9-1, 9-2, AND 9-3 FOR LISTING OF TTL MSI CIRCUITS

\* For outline drawings of all packages, see Section 1.

—SEE ORDERING INSTRUCTIONS PAGE 1-1—

## SERIES 54, 74

### TRANSISTOR-TRANSISTOR LOGIC

---

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply Voltage $V_{CC}$ (See Note 1)	7 V
Input Voltage, $V_{in}$ (See Note 1)	5.5 V
Interemitter Voltage (See Note 2)	5.5 V
Resistor Node Voltage, SN54121, SN74121 (See Note 1)	-5.5 V to 7 V
Operating Free-Air Temperature Range: Series 54 Circuits	-55°C to 125°C
Series 74 Circuits	0°C to 70°C
Storage Temperature Range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor.

#### logic definition

Series 54/74 logic is defined in terms of standard POSITIVE LOGIC using the following definitions:

HIGH VOLTAGE = LOGICAL 1

LOW VOLTAGE = LOGICAL 0

#### input clamping diodes

Although not shown on all schematic diagrams, all of these SSI circuits incorporate input diodes. Each clamping diode is capable of limiting negative excursions at the input to a maximum of 1.5 volts below ground, even if -12 mA of current is drawn.

#### unused inputs of NAND/AND gates

For optimum switching times and minimum noise susceptibility, unused inputs should be maintained at a positive voltage greater than 2.4 V but not exceed the absolute maximum rating of 5.5 V. This eliminates the distributed capacitance associated with the floating input-transistor emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Some possible ways of handling input emitters are:

- Connect unused inputs to an independent supply voltage. Preferably, this voltage should be between 2.4 V and 3.5 V.
- Connect unused inputs to a used input if maximum fan-out of the driving output will not be exceeded. Each input presents a full load in the logical 1 state to the driving output.
- Connect unused inputs to  $V_{CC}$  through a 1-k $\Omega$  resistor so that if a transient which exceeds the 5.5-V maximum rating should occur, the impedance will be high enough to protect the input. One to 25 unused inputs may be connected to each 1-k $\Omega$  resistor.

#### input-current requirements

Input-current requirements reflect worst-case conditions over the specified recommended operating free-air temperature and  $V_{CC}$  ranges. Each input, of the multiple emitter input transistors which have a 4-k $\Omega$  base resistor, requires that no more than -1.6 mA flow out of the input at a logical 0 voltage level; therefore, one load ( $N = 1$ ) is -1.6 mA maximum. Each input requires current into the input at a logical 1 voltage level. This current is 40  $\mu$ A maximum for each emitter of input transistors with the 4-k $\Omega$  base resistor. Currents into the input terminals are specified as positive values. Arrows on the d-c test circuits indicate the actual direction of current flow.


#### fan-out capability

Fan-out reflects the ability of an output to sink current from a number of loads ( $N$ ) at a logical 0 voltage level and to supply current at a logical 1 voltage level. Each standard output is capable of sinking current or supplying current to 10 loads ( $N = 10$ ). The buffer gate is capable of sinking current or supplying current to 30 loads ( $N = 30$ ). Load currents (out of the output terminal) are specified as negative values. Arrows on the d-c test circuits indicate the actual direction of current flow.

Series 54/74 circuits are well suited for driving Series 54H/74H and 54S/74S high-speed TTL and Series 54L/74L low-power TTL circuits. As examples, a Series 54/74 output, rated for a fan-out of ten ( $N=10$ ), will drive eight 54H/74H loads or forty 54/74L loads.


# CIRCUIT TYPES SN5400, SN7400 QUADRUPLE 2-INPUT POSITIVE NAND GATES

schematic (each gate)




NOTE: Component values shown are nominal.

W FLAT PACKAGE  
(TOP VIEW)



J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = \overline{AB}$

**recommended operating conditions**

Supply Voltage $V_{CC}$ :	SN5400 Circuits	4.5	5	5.5	V
	SN7400 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output, N				10	
Operating Free-Air Temperature Range, $T_A$ :	SN5400 Circuits	-55	25	125	°C
	SN7400 Circuits	0	25	70	°C

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
		10	
-55	25	125	°C
0	25	70	°C

**electrical characteristics over recommended operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at both input terminals to ensure logical 0 level at output	1		2			V
$V_{in(0)}$ Logical 0 input voltage required at either input terminal to ensure logical 1 level at output	2				0.8	V
$V_{out(1)}$ Logical 1 output voltage	2	$V_{CC} = \text{MIN}, V_{in} = 0.8 \text{ V}, I_{load} = -400 \mu\text{A}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	1	$V_{CC} = \text{MIN}, V_{in} = 2 \text{ V}, I_{sink} = 16 \text{ mA}$	0.22	0.4		V
$I_{in(0)}$ Logical 0 level input current (each input)	3	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	4	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short-circuit output current§	5	$V_{CC} = \text{MAX}$	SN5400	-20	-55	mA
			SN7400	-18	-55	mA
$I_{CC(0)}$ Logical 0 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 5 \text{ V}$		12	22	mA
$I_{CC(1)}$ Logical 1 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 0$		4	8	mA

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$**

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		7	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		11	22	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

6


# CIRCUIT TYPES SN5401, SN7401 QUADRUPLE 2-INPUT POSITIVE NAND GATES (WITH OPEN-COLLECTOR OUTPUT)

schematic (each gate)




NOTE: Component values shown are nominal.

W FLAT PACKAGE  
(TOP VIEW)



J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = \overline{AB}$

recommended operating conditions

Supply Voltage $V_{CC}$ :	SN5401 Circuits	.....
	SN7401 Circuits	.....
Normalized Fan-Out From Each Output, N	.....	.....
Operating Free-Air Temperature Range, $T_A$ :	SN5401 Circuits	.....
	SN7401 Circuits	.....

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
	10		
-55	25	125	$^{\circ}\text{C}$
0	25	70	$^{\circ}\text{C}$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP ‡	MAX	UNIT
$V_{in(1)}$	1	Logical 1 input voltage required at both input terminals to ensure logical 0 (on) level at output	2			V
$V_{in(0)}$	7	Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output			0.8	V
$I_{out(1)}$	7	Output reverse current $V_{CC} = \text{MIN}$ , $V_{out(1)} = 5.5 \text{ V}$ , $V_{in} = 0.8 \text{ V}$			250	$\mu\text{A}$
$V_{out(0)}$	1	Logical 0 output voltage (on level) $V_{CC} = \text{MIN}$ , $V_{in} = 2 \text{ V}$ , $I_{sink} = 16 \text{ mA}$			0.4	V
$I_{in(0)}$	3	Logical 0 level input current (each input) $V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$	4	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{CC(0)}$	6	Logical 0 level supply current $V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$		12	22	mA
$I_{CC(1)}$	6	Logical 1 level supply current $V_{CC} = \text{MAX}$ , $V_{in} = 0$		4	8	mA

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$	65	Propagation delay time to logical 0 level $C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		8	15	ns
$t_{pd1}$	65	Propagation delay time to logical 1 level $C_L = 15 \text{ pF}$ , $R_L = 4 \text{ k}\Omega$		35	45	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



# SERIES 54, 74 OPEN-COLLECTOR APPLICATION DATA

## APPLICATION DATA

### combined fan-out and wire-AND capabilities

The open-collector TTL gate, when supplied with a proper load resistor ( $R_L$ ), can be paralleled with other similar TTL gates to perform the wire-AND function, and simultaneously, will drive from one to nine Series 54 TTL loads. When no other open-collector gates are paralleled, this gate can be used to drive ten TTL loads. For any of these conditions an appropriate load resistor value must be determined for the desired circuit configuration. A maximum resistor value must be determined which will ensure that sufficient load current (to TTL loads) and off current (through paralleled outputs) will be available during a logical 1 level at output. A minimum resistor value must be determined which will ensure that current through this resistor and sink current from the TTL loads will not cause the output voltage to rise above the logical 0 level even if one of the paralleled outputs is sinking all the current.

In both conditions (logical 0 and logical 1) the value of  $R_L$  is determined by:

$$R_L = \frac{V_{RL}}{I_{RL}}$$

where:  $V_{RL}$  is the voltage drop in volts, and  $I_{RL}$  is the current in amperes.

### logical 1 (off level) circuit calculations (see figure F)

The allowable voltage drop across the load resistor ( $V_{RL}$ ) is the difference between  $V_{CC}$  applied and the  $V_{out(1)}$  level required at the load:

$$V_{RL} = V_{CC} - V_{out(1) \text{ required}}$$

The total current through the load resistor ( $I_{RL}$ ) is the sum of the load currents ( $I_{in(1)}$ ) and off-level reverse currents ( $I_{out(1)}$ ) through each of the wire-AND connected outputs:

$$I_{RL} = \eta \cdot I_{out(1)} + N \cdot I_{in(1)} \text{ to TTL loads}$$

Therefore, calculations for the maximum value of  $R_L$  would be:

$$R_{L(max)} = \frac{V_{CC} - V_{out(1) \text{ required}}}{\eta \cdot I_{out(1)} + N \cdot I_{in(1)}}$$

where:  $\eta$  = number of gates wire-AND connected, and  $N$  = number of TTL loads.




FIGURE F – LOGICAL 1 CIRCUIT CONDITIONS

# SERIES 54, 74 OPEN-COLLECTOR APPLICATION DATA

## APPLICATION DATA


### logical 0 (on level) circuit calculations (see figure G)

The current through the resistor must be limited to the maximum sink-current capability of one output transistor. Note that if several output transistors are wire-AND connected, the current through  $R_L$  may be shared by those paralleled transistors. However, unless it can be absolutely guaranteed that more than one transistor will be on during logical 0 periods, the current must be limited to 16 mA, the maximum current which will ensure a logical 0 maximum of 0.4 volts.

Also, fan-out must be considered. Part of the 16 mA will be supplied from the inputs which are being driven. This reduces the amount of current allowed through  $R_L$ .

Therefore, the equation used to determine the minimum value of  $R_L$  is:

$$R_{L(\min)} = \frac{V_{CC} - V_{out(0) \text{ required}}}{I_{\text{sink capability}} - I_{\text{sink from TTL loads}}}$$



### driving TTL loads and combining outputs


Table 1 provides minimum and maximum resistor values, calculated from equations shown above, for driving one to ten TTL loads and wire-AND connecting two to seven parallel outputs. Each value shown for one wire-AND output is determined by the fan-out plus the cutoff current of a single output transistor. Extension beyond seven wire-AND connections is permitted with fan-outs of seven or fewer if a valid minimum and maximum  $R_L$  is possible. When fanning-out to ten TTL loads, the calculation for the minimum value of  $R_L$  indicates that an infinite resistance should be used ( $V_{RL} \div 0 = \infty$ ); however, the use of a 4 k $\Omega$  resistor in this case will satisfy the logical 1 condition and limit the logical 0 level to less than 0.43 V.

FAN-OUT TO TTL LOADS	WIRE-AND OUTPUTS								
	1	2	3	4	5	6	7	1 to 7	
1	8965	4814	3291	2500	2015	1688	1452	319	
2	7878	4482	3132	2407	1954	1645	1420	359	
3	7027	4193	2988	2321	1897	1604	1390	410	
4	6341	3939	2857	2241	1843	1566	1361	479	
5	5777	3714	2736	2166	1793	1529	1333	575	
6	5306	3513	2626	2096	1744	1494	1306	718	
7	4905	3333	2524	2031	1699	1460	1280	958	
8	4561	3170	2429	1969	1656	X	X	1437	
9	4262	3023	X	X	X	X	X	2875	
10	4000	X	X	X	X	X	X	4000§	
								MAXIMUM	MIN

‡ All values shown in the table are based on:  
 Logical 1 conditions:  $V_{CC} = 5 \text{ V}$ ,  $V_{out(1) \text{ required}} = 2.4 \text{ V}$   
 Logical 0 conditions:  $V_{CC} = 5 \text{ V}$ ,  $V_{out(0) \text{ required}} = 0.4 \text{ V}$   
 § — The theoretical value is  $\infty$ . See explanation in text.  
 X — Not recommended or not possible.


# CIRCUIT TYPES SN5402, SN7402 QUADRUPLE 2-INPUT POSITIVE NOR GATES

schematic (each gate)




NOTE: Component values shown are nominal.

W FLAT PACKAGE  
(TOP VIEW)



J OR N-DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = \overline{A + B}$

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply Voltage $V_{CC}$ : SN5402 Circuits	4.5	5	5.5	V
SN7402 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output, N		10		
Operating Free-Air Temperature Range, $T_A$ : SN5402 Circuits	-55	25	125	$^{\circ}\text{C}$
SN7402 Circuits	0	25	70	$^{\circ}\text{C}$

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at either input terminal to ensure logical 0 level at output	8		2			V
$V_{in(0)}$ Logical 0 input voltage required at both input terminals to ensure logical 1 level at output	9				0.8	V
$V_{out(1)}$ Logical 1 output voltage	9	$V_{CC} = \text{MIN}, V_{in} = 0.8 \text{ V}, I_{load} = -400 \mu\text{A}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	10	$V_{CC} = \text{MIN}, V_{in} = 2 \text{ V}, I_{sink} = 16 \text{ mA}$	0.22	0.4		V
$I_{in(0)}$ Logical 0 level input current (each input)	11	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	12	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	13	$V_{CC} = \text{MAX}$	SN5402	-20	-55	mA
			SN7402	-18	-55	
$I_{CC(0)}$ Logical 0 level supply current	14	$V_{CC} = \text{MAX}, V_{in} = 5 \text{ V}$		14	27	mA
$I_{CC(1)}$ Logical 1 level supply current	14	$V_{CC} = \text{MAX}, V_{in} = 0$		8	16	mA

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		8	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		12	22	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

6

# CIRCUIT TYPES SN5403, SN7403 QUADRUPLE 2-INPUT POSITIVE NAND GATES (WITH OPEN-COLLECTOR OUTPUT)

schematic (each gate)




NOTE: Component values shown are nominal.

recommended operating conditions

Supply Voltage V <sub>CC</sub> :	SN5403 Circuits . . . . .	4.5	5	5.5	V
	SN7403 Circuits . . . . .	4.75	5	5.25	V
Normalized Fan-Out From Each Output, N (and see pages 2-7 and 2-8) . . . . .				10	
Operating Free-Air Temperature Range, T <sub>A</sub> :	SN5403 Circuits . . . . .	-55	25	125	°C
	SN7403 Circuits . . . . .	0	25	70	°C

J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at both input terminals to ensure logical 0 (on) level at output	1		2			V
V <sub>in(0)</sub> Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output	7				0.8	V
I <sub>out(1)</sub> Output reverse current	7	V <sub>CC</sub> = MIN, V <sub>out(1)</sub> = 5.5 V, V <sub>in</sub> = 0.8 V			250	μA
V <sub>out(0)</sub> Logical 0 output voltage (on level)	1	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA			0.4	V
I <sub>in(0)</sub> Logical 0 level input current (each input)	3	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V			-1.6	mA
I <sub>in(1)</sub> Logical 1 level input current (each input)	4	V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V			40	μA
		V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V			1	mA
I <sub>CC(0)</sub> Logical 0 level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V		12	22	mA
I <sub>CC(1)</sub> Logical 1 level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0		4	8	mA

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd0</sub> Propagation delay time to logical 0 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω		8	15	ns
t <sub>pd1</sub> Propagation delay time to logical 1 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 4 kΩ		35	45	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.


# CIRCUIT TYPES SN5404, SN7404 HEX INVERTERS

schematic (each inverter)




NOTE: Component values shown are nominal.

W FLAT PACKAGE  
(TOP VIEW)



J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = \bar{A}$

recommended operating conditions

Supply Voltage  $V_{CC}$ : SN5404 Circuits . . . . .  
SN7404 Circuits . . . . .  
Normalized Fan-Out From Each Output, N . . . . .  
Operating Free-Air Temperature Range,  $T_A$ : SN5404 Circuits . . . . .  
SN7404 Circuits . . . . .

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
		10	
-55	25	125	$^{\circ}\text{C}$
0	25	70	$^{\circ}\text{C}$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$	15		2			V
$V_{in(0)}$	16				0.8	V
$V_{out(1)}$	16	$V_{CC} = \text{MIN}$ , $I_{load} = -400 \mu\text{A}$ , $V_{in} = 0.8 \text{ V}$ ,	2.4	3.3		V
$V_{out(0)}$	15	$V_{CC} = \text{MIN}$ , $I_{sink} = 16 \text{ mA}$ , $V_{in} = 2 \text{ V}$ ,		0.22	0.4	V
$I_{in(0)}$	18	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$	18	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$	19	$V_{CC} = \text{MAX}$	SN5404	-20	-55	mA
			SN7404	-18	-55	
$I_{CC(0)}$	20	$V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$		18	33	mA
$I_{CC(1)}$	20	$V_{CC} = \text{MAX}$ , $V_{in} = 0$		6	12	mA

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		8	15	ns
$t_{pd1}$	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		12	22	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


§ Not more than one output should be shorted at a time.

6


# CIRCUIT TYPES SN5405, SN7405

## HEX INVERTERS (WITH OPEN-COLLECTOR OUTPUT)

schematic (each inverter)



NOTE: Component values shown are nominal.



recommended operating conditions

Supply Voltage  $V_{CC}$ : SN5405 Circuits . . . . .  
 SN7405 Circuits . . . . .  
 Normalized Fan-Out From Each Output, N (and see pages 2-7 and 2-8) . . . . .  
 Operating Free-Air Temperature Range,  $T_A$ : SN5405 Circuits . . . . .  
 SN7405 Circuits . . . . .

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
	10		
-55	25	125	°C
0	25	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$	15	Logical 1 input voltage required at input terminal to ensure logical 0 (on) level at output	2			V
$V_{in(0)}$	17	Logical 0 input voltage required at input terminal to ensure logical 1 (off) level at output			0.8	V
$I_{out(1)}$	17	Output reverse current $V_{CC} = \text{MIN}$ , $V_{in} = 0.8 \text{ V}$ , $V_{out(1)} = 5.5 \text{ V}$			250	$\mu\text{A}$
$V_{out(0)}$	15	Logical 0 output voltage (on level) $V_{CC} = \text{MIN}$ , $V_{in} = 2 \text{ V}$ , $I_{sink} = 16 \text{ mA}$			0.4	V
$I_{in(0)}$	18	Logical 0 level input current $V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$	18	Logical 1 level input current $V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$ $V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			40 1	$\mu\text{A}$ mA
$I_{CC(0)}$	20	Logical 0 level supply current $V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$		18	33	mA
$I_{CC(1)}$	20	Logical 1 level supply current $V_{CC} = \text{MAX}$ , $V_{in} = 0$ , $T_A = 25^\circ\text{C}$		6	12	mA

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$	65	Propagation delay time to logical 0 level $C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		8	15	ns
$t_{pd1}$	65	Propagation delay time to logical 1 level $C_L = 15 \text{ pF}$ , $R_L = 4 \text{ k}\Omega$		40	55	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ These typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

# CIRCUIT TYPES SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

FOR INTERFACING WITH HIGH-LEVEL CIRCUITS  
OR FOR DRIVING HIGH-CURRENT LOADS



NOTE: Component values shown are nominal.

- Converts TTL voltage levels to MOS levels
- High sink-current capability
- Input clamping diodes simplify system design
- Typical propagation delay time: 15 ns
- Open-collector driver for indicator lamps and relays
- Inputs fully compatible with most TTL and DTL circuits
- Typical power dissipation: 105 mW

6

**description**

These monolithic TTL hex inverter buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS), or for driving high-current loads (such as lamps or relays), and are also characterized for use as inverter buffers for driving TTL inputs. For increased fan-out, several inverters in a single package may be paralleled. The SN5406 and SN7406 have minimum breakdown voltages of 30 volts and the SN5416 and SN7416 have minimum breakdown voltages of 15 volts. The maximum sink current is 30 milliamperes for the SN5406 and SN5416, and 40 milliamperes for the SN7406 and SN7416.

These circuits are completely compatible with most TTL or DTL families. Inputs are diode-clamped to minimize transmission-line effects which simplifies design. Typical power dissipation is 150 milliwatts and average propagation delay time is 15 nanoseconds. The SN5406 and SN5416 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN7406 and SN7416 are characterized for operation from 0°C to 70°C.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Output voltage (see Notes 1 and 2): SN5406, SN7406 Circuits	30 V
SN5416, SN7416 Circuits	15 V
Operating free-air temperature range: SN5406, SN5416 Circuits	-55°C to 125°C
SN7406, SN7416 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This is the maximum voltage which should be applied to any output when it is in the off state.

# CIRCUIT TYPES SN5406, SN5416, SN7406, SN7416

## HEX INVERTER BUFFERS/DRIVERS

### WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

recommended operating conditions

		SN5406, SN5416			SN7406, SN7416			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
Output voltage, $V_{OH}$	SN5406, SN7406	30			30			V
	SN5416, SN7416	15			15			
Low-level output current, $I_{OL}$		30			40			mA
Operating free-air temperature range, $T_A$		-55	25	125	0	25	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$	High-level input voltage	74		2			V
$V_{IL}$	Low-level input voltage	75				0.8	V
$I_{OH}$	High-level output current	75	$V_{CC} = \text{MIN}$ , $V_I = 0.8 \text{ V}$ , $V_{OH} = \text{MAX}$			250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage	74	$V_{CC} = \text{MIN}$ , $V_I = 2 \text{ V}$ , $I_{OL} = \text{MAX}$			0.7	V
			$V_{CC} = \text{MIN}$ , $V_I = 2 \text{ V}$ , $I_{OL} = 16 \text{ mA}$			0.4	
$I_{IH}$	High-level input current (each input)	76	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu\text{A}$
			$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IL}$	Low-level input current (each input)	77	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{CCH}$	Supply current, high-level output	78	$V_{CC} = \text{MAX}$ , $V_I = 0$		30	42	mA
$I_{CCL}$	Supply current, low-level output	78	$V_{CC} = \text{MAX}$ , $V_I = 5 \text{ V}$		27	38	mA

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	79	$C_L = 15 \text{ pF}$ , $R_L = 110 \Omega$		10	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output	79	$C_L = 15 \text{ pF}$ , $R_L = 110 \Omega$		15	23	ns


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



# CIRCUIT TYPES SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

FOR INTERFACING WITH HIGH-LEVEL CIRCUITS  
OR FOR DRIVING HIGH-CURRENT LOADS



NOTE: Component values shown are nominal.

- Converts TTL voltage levels to MOS levels
- High sink-current capability
- Input clamping diodes simplify system design
- Typical propagation delay time: 14 ns
- Open-collector driver for indicator lamps and relays
- Inputs fully compatible with most TTL and DTL circuits
- Typical power dissipation: 145 mW

6

**description**

These monolithic TTL hex buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS), or for driving high-current loads (such as lamps or relays), and are also characterized for use as buffers for driving TTL inputs. For increased fan-out, several buffers in a single package may be paralleled. The SN5407 and SN7407 have minimum breakdown voltages of 30 volts and the SN5417 and SN7417 have minimum breakdown voltages of 15 volts. The maximum sink current is 30 milliamperes for the SN5407 and SN5417, and 40 milliamperes for the SN7407 and SN7417.

These circuits are completely compatible with most TTL and DTL families. Inputs are diode-clamped to minimize transmission-line effects which simplifies design. Typical power dissipation is 145 milliwatts and average propagation delay time is 14 nanoseconds. The SN5407 and SN5417 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN7407 and SN7417 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Output voltage (see Notes 1 and 2): SN5407, SN7407 Circuits	30 V
SN5417, SN7417 Circuits	15 V
Operating free-air temperature range: SN5407, SN5417 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN7407, SN7417 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This is the maximum voltage which should be applied to any output when it is in the off state.

## CIRCUIT TYPES SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

### recommended operating conditions

		SN5407, SN5417			SN7407, SN7417			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
Output voltage, $V_{OH}$	SN5407, SN7407	30			30			V
	SN5417, SN7417	15			15			
Low-level output current, $I_{OL}$		30			40			mA
Operating free-air temperature range, $T_A$		-55	25	125	0	25	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$	High-level input voltage	80		2			V
$V_{IL}$	Low-level input voltage	81				0.8	V
$I_{OH}$	High-level output current	80	$V_{CC} = \text{MIN}, V_I = 2 \text{ V}, V_{OH} = \text{MAX}$			250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage	81	$V_{CC} = \text{MIN}, V_I = 0.8 \text{ V}, I_{OL} = \text{MAX}$			0.7	V
			$V_{CC} = \text{MIN}, V_I = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$			0.4	
$I_{IH}$	High-level input current (each input)	82	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40	$\mu\text{A}$
			$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IL}$	Low-level input current (each input)	83	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6	mA
$I_{CCH}$	Supply current, high-level output	84	$V_{CC} = \text{MAX}, V_I = 5 \text{ V}$		29	41	mA
$I_{CCL}$	Supply current, low-level output	84	$V_{CC} = \text{MAX}, V_I = 0$		21	30	mA

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$


PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	85	$C_L = 15 \text{ pF}, R_L = 110 \Omega$		6	10	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output	85	$C_L = 15 \text{ pF}, R_L = 110 \Omega$		20	30	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.



‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

## CIRCUIT TYPES SN5408, SN5409, SN7408, SN7409 QUADRUPLE 2-INPUT POSITIVE AND GATES

Choice of Totem-Pole Outputs (SN5408/SN7408)  
or Open-Collector Outputs (SN5409/SN7409)



schematics (each gate)



Component values shown are nominal.

### description

These Series 54/74 TTL gates provide the system designer with direct implementation of the positive AND or negative OR functions.

The SN5408/SN7408, with totem-pole outputs, drives 10 normalized Series 54/74 loads at the low output level and 20 loads at the high output level. The SN5409/SN7409, with open-collector output, provides additional logic flexibility, as the outputs may be wire-AND connected to extend the AND function. The SN5409/SN7409 will sink sufficient current to drive 10 normalized Series 54/74 loads at the low output level.

The SN5408 and SN5409 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN7408 and SN7409 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# CIRCUIT TYPES SN5408, SN5409, SN7408, SN7409

## QUADRUPLE 2-INPUT POSITIVE AND GATES

### SN5408, SN7408

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range, $T_A$ : SN5408 Circuits	-55°C to 125°C
SN7408 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor.

recommended operating conditions

	SN5408			SN7408			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	10			10			
Operating free-air temperature range, $T_A$	-55	25	125	0	25	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	SN5408, SN7408			UNIT
			MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage	86		2			V
$V_{IL}$ Low-level input voltage	88		0.8			V
$V_{OH}$ High-level output voltage	86	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4			V
$V_{OL}$ Low-level output voltage	88	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.4			V
$I_{IH}$ High-level input current (each input)	89	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40			$\mu\text{A}$
		$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			mA
$i_{IL}$ Low-level input current (each input)	90	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1.6			mA
$I_{OS}$ Short-circuit output current§	91	$V_{CC} = \text{MAX}$	SN5408	-20	-55	mA
			SN7408	-18	-55	
$I_{CCH}$ Supply current, high-level output	92	$V_{CC} = \text{MAX}, V_I = 5 \text{ V}$	11		21	mA
$I_{CCL}$ Supply current, low-level output	92	$V_{CC} = \text{MAX}, V_I = 0$	20		33	mA

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	SN5408, SN7408			UNIT
			MIN	TYP	MAX	
$t_{PLH}$ Propagation delay time, low-to-high-level output	93	$C_L = 15 \text{ pF}, R_L = 400 \Omega$	17.5		27	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			12		19	ns

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡All typical values at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

# CIRCUIT TYPES SN5408, SN5409, SN7408, SN7409 QUADRUPLE 2-INPUT POSITIVE AND GATES

## SN5409, SN7409

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Output voltage (see Notes 1 and 3)	5.5 V
Operating free-air temperature range: SN5409 Circuits	-55°C to 125°C
SN7409 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor.  
 3. This is the maximum voltage which should be applied to any output when it is in the off state.

recommended operating conditions

	SN5409			SN7409			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	10			10			
Operating free-air temperature range, $T_A$	-55	25	125	0	25	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

6

PARAMETER	TEST FIGURE	TEST CONDITIONS†	SN5409, SN7409			UNIT
			MIN	TYP ‡	MAX	
$V_{IH}$ High-level input voltage	87		2			V
$V_{IL}$ Low-level input voltage	88		0.8			V
$I_{OH}$ High-level output current	87	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{OH} = 5.5 \text{ V}$	250			$\mu\text{A}$
$V_{OL}$ Low-level output voltage	88	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.4			V
$I_{IH}$ High-level input current (each input)	89	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40			$\mu\text{A}$
		$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			mA
$I_{IL}$ Low-level input current (each input)	90	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1.6			mA
$I_{CCH}$ Supply current, high-level output	92	$V_{CC} = \text{MAX}, V_I = 5 \text{ V}$	11	21		
$I_{CCL}$ Supply current, low-level output	92	$V_{CC} = \text{MAX}, V_I = 0$	20	33		

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	SN5409, SN7409			UNIT
			MIN	TYP	MAX	
$t_{PLH}$ Propagation delay time, low-to-high-level output	93	$C_L = 15 \text{ pF}, R_L = 400 \Omega$	21	32		
$t_{PHL}$ Propagation delay time, high-to-low-level output			16	24		


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

# CIRCUIT TYPES SN5410, SN7410

## TRIPLE 3-INPUT POSITIVE NAND GATES

schematic (each gate)



NOTE: Component values shown are nominal.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply Voltage $V_{CC}$ : SN5410 Circuits	4.5	5	5.5	V
SN7410 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output, N			10	
Operating Free-Air Temperature Range, $T_A$ : SN5410 Circuits	-55	25	125	$^{\circ}\text{C}$
SN7410 Circuits	0	25	70	$^{\circ}\text{C}$

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

6

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	1		2			V
$V_{in(0)}$ Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	2				0.8	V
$V_{out(1)}$ Logical 1 output voltage	2	$V_{CC} = \text{MIN}$ , $V_{in} = 0.8 \text{ V}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	1	$V_{CC} = \text{MIN}$ , $V_{in} = 2 \text{ V}$ , $I_{sink} = 16 \text{ mA}$		0.22	0.4	V
$I_{in(0)}$ Logical 0 level input current (each input)	3	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	4	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short circuit output current <sup>§</sup>	5	$V_{CC} = 5.5 \text{ V}$			-20	mA
					-18	-55
$I_{CC(0)}$ Logical 0 level supply current	6	$V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$		9	16.5	mA
$I_{CC(1)}$ Logical 1 level supply current	6	$V_{CC} = \text{MAX}$ , $V_{in} = 0$		3	6	mA


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		7	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		11	22	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.




## CIRCUIT TYPES SN5412, SN7412 TRIPLE 3-INPUT POSITIVE NAND GATES (WITH OPEN-COLLECTOR OUTPUT)

schematic (each gate)



NOTE: Component values shown are nominal.



recommended operating conditions

Supply Voltage $V_{CC}$ : SN5412 Circuits	4.5	5	5.5	V
SN7412 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output, N	10			
Operating Free-Air Temperature Range, $T_A$ : SN5412 Circuits	-55	25	125	$^{\circ}\text{C}$
SN7412 Circuits	0	25	70	$^{\circ}\text{C}$

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at both input terminals to ensure logical 0 (on) level at output	1		2			V
$V_{in(0)}$ Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output	7				0.8	V
$I_{out(1)}$ Output reverse current	7	$V_{CC} = \text{MIN}, V_{out(1)} = 5.5 \text{ V}, V_{in(0)} = 0.8 \text{ V}$			250	$\mu\text{A}$
$V_{out(0)}$ Logical 0 output voltage (on level)	1	$V_{CC} = \text{MIN}, V_{in} = 2 \text{ V}, I_{sink} = 16 \text{ mA}$			0.4	V
$I_{in(0)}$ Logical 0 level input current (each input)	3	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	4	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$			1	mA
$I_{CC(0)}$ Logical 0 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 5 \text{ V}$		9	16.5	mA
$I_{CC(1)}$ Logical 1 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 0$		3	6	mA

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		8	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}, R_L = 4 \text{ k}\Omega$		35	45	ns


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

# CIRCUIT TYPES SN5413, SN7413

## DUAL NAND SCHMITT TRIGGERS

- Operation from Very Slow Edges
- Temperature-Compensated Threshold Levels
- Temperature-Compensated Hysteresis, Typically 0.8 V
- High Noise Immunity



NC—No internal connection.

† Pin assignments for these circuits are the same for all packages.

### description

6

The SN5413 and SN7413 dual Schmitt triggers consist of two identical Schmitt-trigger circuits in monolithic integrated circuit form. Logically, each circuit functions as a four-input NAND gate, but because of the Schmitt action, the gate has different input threshold levels for positive- and negative-going signals. The hysteresis, or backlash, which is the difference between the two threshold levels, is typically 800 mV.

An important design feature is the built-in temperature compensation which ensures very high stability of the threshold levels and the hysteresis over a very wide temperature range. Typically, the hysteresis changes by 3% over the temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and the upper threshold changes by 1% over the same range. The SN5413/SN7413 can be triggered from the slowest of input ramps and still give clean, jitter-free output signals. It can also be triggered from straight d-c levels.

These circuits are fully compatible with most other TTL, DTL, or MSI circuits. The SN5413 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN7413 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5413 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN7413 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor.



## CIRCUIT TYPES SN5413, SN7413 DUAL NAND SCHMITT TRIGGERS

### recommended operating conditions

		SN5413			SN7413			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
Fan-out from each output, N	High logic level	20			20			
	Low logic level	10			10			
Operating free-air temperature range, $T_A$		-55	0	125	0	25	70	°C
Maximum input rise and fall times		No restriction			No restriction			

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{T+}$	Positive-going threshold voltage	94	$V_{CC} = 5\text{ V}$	1.5	1.7	2	V
$V_{T-}$	Negative-going threshold voltage	95	$V_{CC} = 5\text{ V}$	0.6	0.9	1.1	V
$V_{T+} - V_{T-}$	Hysteresis	94 & 95	$V_{CC} = 5\text{ V}$	0.4	0.8		V
$V_I$	Input clamp voltage	97	$V_{CC} = \text{MIN}$ , $I_I = -12\text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	95	$V_{CC} = \text{MIN}$ , $V_I = 0.6\text{ V}$ , $I_{OH} = -800\text{ }\mu\text{A}$	2.4	3.3		V
$V_{OL}$	Low-level output voltage	94	$V_{CC} = \text{MIN}$ , $V_I = 2\text{ V}$ , $I_{OL} = 16\text{ mA}$		0.22	0.4	V
$I_{T+}$	Input current at positive-going threshold	94	$V_{CC} = 5\text{ V}$ , $V_I = V_{T+}$		-0.65		mA
$I_{T-}$	Input current at negative-going threshold	95	$V_{CC} = 5\text{ V}$ , $V_I = V_{T-}$		-0.85		mA
$I_I$	Input current at maximum input voltage	96	$V_{CC} = \text{MAX}$ , $V_I = 5.5\text{ V}$			1	mA
$I_{IH}$	High-level input current	96	$V_{CC} = \text{MAX}$ , $V_I = 2.4\text{ V}$			40	$\mu\text{A}$
$I_{IL}$	Low-level input current	97	$V_{CC} = \text{MAX}$ , $V_I = 0.4\text{ V}$		-1	-1.6	mA
$I_{OS}$	Short-circuit output current§	98	$V_{CC} = \text{MAX}$	-18		-55	mA
$I_{CCH}$	Supply current, high-level output	99	$V_{CC} = \text{MAX}$ , $V_I = 0$		14	23	mA
$I_{CCL}$	Supply current, low-level output	99	$V_{CC} = \text{MAX}$ , $V_I = 4.5\text{ V}$		20	32	mA

6

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$ , $N = 10$


PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	100	$C_L = 15\text{ pF}$ , $R_L = 400\text{ }\Omega$		18	27	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output	100	$C_L = 15\text{ pF}$ , $R_L = 400\text{ }\Omega$		15	22	ns

# CIRCUIT TYPES SN5413, SN7413


## DUAL NAND SCHMITT TRIGGERS

### TYPICAL CHARACTERISTICS


POSITIVE-GOING THRESHOLD VOLTAGE  
vs  
FREE-AIR TEMPERATURE




NEGATIVE-GOING THRESHOLD VOLTAGE  
vs  
FREE-AIR TEMPERATURE




HYSTERESIS  
vs  
FREE-AIR TEMPERATURE




DISTRIBUTION OF UNITS  
FOR HYSTERESIS



THRESHOLD VOLTAGES AND HYSTERESIS  
vs  
SUPPLY VOLTAGE





OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE




# CIRCUIT TYPES SN5413,SN7413

## DUAL NAND SCHMITT TRIGGERS

### TYPICAL APPLICATION DATA




6



# CIRCUIT TYPES SN5420, SN7420

## DUAL 4-INPUT POSITIVE NAND GATES


schematic (each gate)



Component values shown are nominal.  
NC—No Internal Connection

W FLAT PACKAGE  
(TOP VIEW)

J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



recommended operating conditions

Supply Voltage $V_{CC}$ : SN5420 Circuits	4.5	5	5.5	V
SN7420 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output, N				10
Operating Free-Air Temperature Range, $T_A$ : SN5420 Circuits	-55	25	125	°C
SN7420 Circuits	0	25	70	°C

6

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	1		2			V
$V_{in(0)}$ Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	2				0.8	V
$V_{out(1)}$ Logical 1 output voltage	2	$V_{CC} = \text{MIN}, V_{in} = 0.8 \text{ V}, I_{load} = -400 \mu\text{A}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	1	$V_{CC} = \text{MIN}, V_{in} = 2 \text{ V}, I_{sink} = 16 \text{ mA}$	0.22	0.4		V
$I_{in(0)}$ Logical 0 level input current (each input)	3	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	4	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short-circuit output current§	5	$V_{CC} = \text{MAX}$	SN5420	-20	-55	mA
			SN7420	-18	-55	
$I_{CC(0)}$ Logical 0 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 5 \text{ V}$		6	11	mA
$I_{CC(1)}$ Logical 1 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 0$		2	4	mA

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		8	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}, R_L = 400 \Omega$		12	22	ns


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .


§ Not more than one output should be shorted at a time.

# CIRCUIT TYPES SN5423, SN5425, SN7423, SN7425 DUAL 4-INPUT NOR GATES WITH STROBE


schematic (each gate)




- NOTES: A. Component values shown are nominal.  
 B. Both expander inputs are used simultaneously for expanding.  
 C. If expander is not used leave X and  $\bar{X}$  open.  
 D. A total of four expander gates can be connected to the expander inputs.



SN5423, SN7423  
J OR N DUAL-IN-LINE OR  
W FLAT PACKAGES (TOP VIEW)<sup>†</sup>



SN5425, SN7425  
J OR N DUAL-IN-LINE OR  
W FLAT PACKAGES (TOP VIEW)<sup>†</sup>




6

<sup>†</sup>Pin assignments for these circuits are the same for all packages.

logic and functional block diagram (each gate)

TRUTH TABLE					
INPUTS					OUTPUT
A	B	C	D	G	Y
H	X	X	X	H	L
X	H	X	X	H	L
X	X	H	X	H	L
X	X	X	H	H	L
L	L	L	L	X	H
X	X	X	X	L	H

Expander inputs are open.  
 H = high level, L = low level, X = irrelevant



# CIRCUIT TYPES SN5423, SN5425, SN7423, SN7425

## DUAL 4-INPUT NOR GATES WITH STROBE

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5423, SN5425 Circuits	-55°C to 125°C
SN7423, SN7425 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor.

### recommended operating conditions

		SN5423, SN5425			SN7423, SN7425			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level	20			20			
	Low logic level	10			10			
Operating free-air temperature range, $T_A$		-55	25	125	0	25	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

6

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{IH}$	High-level input voltage		2			V	
$V_{IL}$	Low-level input voltage			0.8		V	
$V_I$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.3		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.22	0.4	V	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$	High-level input current	data inputs	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu\text{A}$
		strobe inputs				160	
$I_{IL}$	Low-level input current	data inputs	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
		strobe inputs				-6.4	
$I_{OS}$	Short-circuit output current §	$V_{CC} = \text{MAX}$	-20		-55	mA	
$I_{CCH}$	Supply current, high-level output	$V_{CC} = \text{MAX}$ , All inputs at 0 V		8	16	mA	
$I_{CCL}$	Supply current, low-level output	$V_{CC} = \text{MAX}$ , All inputs at 5 V		10	19	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander inputs X and  $\bar{X}$  are open.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

## CIRCUIT TYPES SN5423, SN5425, SN7423, SN7425 DUAL 4-INPUT NOR GATES WITH STROBE

electrical characteristics (SN5423 circuits) using expander inputs,  $V_{CC} = 4.5\text{ V}$ ,  $T_A = -55^\circ\text{C}$

PARAMETER	TEST FIGURE†	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
$I_X$ Expander current	28	$V_1 = 0.4\text{ V}$ , $I_{OL} = 16\text{ mA}$			2.9	mA
$V_{BE(Q)}$ Base-emitter voltage of output transistor (Q)	29	$I_{OL} = 16\text{ mA}$ , $I_1 = 0.41\text{ mA}$ , $R_1 = 0$			1	V
$V_{OH}$ High-level output voltage	30	$I_{OH} = -400\ \mu\text{A}$ , $I_1 = 0.15\text{ mA}$ , $I_2 = -0.15\text{ mA}$	2.4	3.3		V
$V_{OL}$ Low-level output voltage	29	$I_{OL} = 16\text{ mA}$ , $I_1 = 0.3\text{ mA}$ , $R_1 = 138\ \Omega$		0.22	0.4	V

electrical characteristics (SN7423 circuits) using expander inputs,  $V_{CC} = 4.75\text{ V}$ ,  $T_A = 0^\circ\text{C}$

PARAMETER	TEST FIGURE†	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
$I_X$ Expander current	28	$V_1 = 0.4\text{ V}$ , $I_{OL} = 16\text{ mA}$			3.1	mA
$V_{BE(Q)}$ Base-emitter voltage of output transistor (Q)	29	$I_{OL} = 16\text{ mA}$ , $I_1 = 0.62\text{ mA}$ , $R_1 = 0$			1	V
$V_{OH}$ High-level output voltage	30	$I_{OH} = -400\ \mu\text{A}$ , $I_1 = 270\ \mu\text{A}$ , $I_2 = -270\ \mu\text{A}$	2.4	3.3		V
$V_{OL}$ Low-level output voltage	29	$I_{OL} = 16\text{ mA}$ , $I_1 = 0.43\text{ mA}$ , $R_1 = 130\ \Omega$		0.22	0.4	V

‡All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

†Referenced test figures appear on page 2-49 of TTL Integrated Circuits Catalog (CC201).

6

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$ , (see note 3)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$		13	22	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$		8	15	ns



NOTE 3: Switching characteristics of the SN5423 and SN7424 are tested with the expander pins open.

# CIRCUIT TYPES SN5426, SN7426

## QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE NAND GATES

FOR DRIVING LOW-THRESHOLD-VOLTAGE MOS INPUTS

schematic (each gate)



description

These open-collector NAND gates feature high output voltage ratings for interfacing with low-threshold-voltage MOS logic circuits or other 12-volt systems. Although the output is rated to withstand 15 volts, the  $V_{CC}$  terminal is connected to the standard 5-volt source. The output transistor will sink 16 milliamperes while maintaining a low-level output voltage of 0.4 volt maximum thus providing a high-fan-out driver with the nominal power dissipation of standard Series 54/74 gates.

The SN5426 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN7426 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Output voltage (see Notes 1 and 2)	15 V
Operating free-air temperature range: SN5426 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN7426 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This is the maximum voltage which should be applied to any output when it is in the off state.

recommended operating conditions

	SN5426			SN7426			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage	4.5	5	5.5	4.75	5	5.25	V
Output voltage, $V_{OH}$			15			15	V
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature range, $T_A$	-55	25	125	0	25	70	$^{\circ}\text{C}$



## CIRCUIT TYPES SN5426, SN7426

### QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE NAND GATES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V <sub>IH</sub> High-level input voltage	101		2			V
V <sub>IL</sub> Low-level input voltage	102				0.8	V
V <sub>OH</sub> High-level output voltage	102	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = 1 mA	15			V
I <sub>OH</sub> High-level output current	102	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 12 V			50	μA
V <sub>OL</sub> Low-level output voltage	101	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA			0.4	V
I <sub>IH</sub> High-level input current (each input)	103	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40	μA
		V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
I <sub>IL</sub> Low-level input current (each input)	104	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6	mA
I <sub>CCH</sub> Supply current, high-level output	105	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0		4	8	mA
I <sub>CCL</sub> Supply current, low-level output	105	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V		12	22	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.


switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	106	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 kΩ		16	24	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	106	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 kΩ		11	17	ns

6


# CIRCUIT TYPES SN5427, SN7427 TRIPLE 3-INPUT POSITIVE-NOR GATES

schematic (each gate)



Component values shown are nominal.

J OR N DUAL-IN-LINE OR  
W FLAT PACKAGE (TOP VIEW)<sup>†</sup>



positive logic:  $Y = \overline{A + B + C}$

<sup>†</sup>Pin assignments for these circuits are the same for all packages.

6

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN5427 Circuits	-55°C to 125°C
SN7427 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	SN5427			SN7427			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			20
	Low logic level			10			10
Operating free-air temperature, $T_A$	-55	25	125	0	25	70	°C

## CIRCUIT TYPES SN5427, SN7427 TRIPLE 3-INPUT POSITIVE-NOR GATES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IH</sub> High-level input voltage		2			V
V <sub>IL</sub> Low-level input voltage				0.8	V
V <sub>I</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.3		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA	0.22	0.4		V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6	mA
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX	SN5427	-20	-55	mA
		SN7427	-18	-55	mA
I <sub>CCH</sub> Supply current, high-level output	V <sub>CC</sub> = MAX, See Note 2		10	16	mA
I <sub>CCL</sub> Supply current, low-level output	V <sub>CC</sub> = MAX, See Note 3		16	26	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time.

NOTES: 2. I<sub>CCH</sub> is measured with all inputs grounded, and outputs open.

3. I<sub>CCL</sub> is measured with one input of each gate at 4.5 V, the remaining inputs grounded, and outputs open.


switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHL</sub> Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω		10	15	ns
t <sub>PLH</sub> Propagation delay time, low-to-high-level output			7	11	ns

# CIRCUIT TYPES SN5430, SN7430


## 8-INPUT POSITIVE NAND GATES

schematic




Component values shown are nominal.  
NC—No Internal Connection

W FLAT PACKAGE  
(TOP VIEW)



J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = ABCDEFGH$

recommended operating conditions

Supply Voltage $V_{CC}$ :	SN5430 Circuits	.....
	SN7430 Circuits	.....
Normalized Fan-Out From Output, N	.....	.....
Operating Free-Air Temperature Range, $T_A$ :	SN5430 Circuits	.....
	SN7430 Circuits	.....

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
	10		
-55	25	125	°C
0	25	70	°C

6

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	1		2			V
$V_{in(0)}$ Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	2				0.8	V
$V_{out(1)}$ Logical 1 output voltage	2	$V_{CC} = \text{MIN}$ , $V_{in} = 0.8 \text{ V}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	1	$V_{CC} = \text{MIN}$ , $V_{in} = 2 \text{ V}$ , $I_{sink} = 16 \text{ mA}$		0.22	0.4	V
$I_{in(0)}$ Logical 0 level input current (each input)	3	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	4	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$ $V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			40 1	$\mu\text{A}$ mA
$I_{OS}$ Short-circuit output current§	5	$V_{CC} = \text{MAX}$				mA
$I_{CC(0)}$ Logical 0 level supply current	6	$V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$		3	6	mA
$I_{CC(1)}$ Logical 1 level supply current	6	$V_{CC} = \text{MAX}$ , $V_{in} = 0$		1	2	mA

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		8	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		13	22	ns


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


§ Not more than one output should be shorted at a time.

## CIRCUIT TYPES SN5432, SN7432 QUADRUPLE 2-INPUT POSITIVE-OR GATES

schematic (each gate)



J OR N DUAL-IN-LINE OR  
W FLAT PACKAGE (TOP VIEW)<sup>†</sup>



<sup>†</sup>Pin assignments for these circuits are the same for all packages.

6

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN5432 Circuits	-55°C to 125°C
SN7432 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE: 1. Voltage values are with respect to network ground terminal.

**recommended operating conditions**

	SN5432			SN7432			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			
	Low logic level			10			
Operating free-air temperature, $T_A$	-55	25	125	0	25	70	°C

## CIRCUIT TYPES SN5432, SN7432 QUADRUPLE 2-INPUT POSITIVE-OR GATES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>I</sub>	Input clamp voltage	V <sub>CC</sub> = MAX, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -800 μA	2.4	3.3		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.22	0.4	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6	mA
I <sub>OS</sub>	Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX	SN5432	-20	-55	mA
			SN7432	-18	-55	
I <sub>CCH</sub>	Supply current, high-level output	V <sub>CC</sub> = MAX, See Note 2		15	22	mA
I <sub>CCL</sub>	Supply current, low-level output	V <sub>CC</sub> = MAX, See Note 3		23	38	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

NOTES: 2. I<sub>CCH</sub> is measured with one input of each gate at 4.5 V, the remaining inputs grounded, and outputs open.

3. I<sub>CCL</sub> is measured with both inputs of all gates grounded, and outputs open.

6


switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, N = 10

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω		14	22	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			10	15	ns


# CIRCUIT TYPES SN5437, SN5438, SN7437, SN7438 QUADRUPLE 2-INPUT POSITIVE NAND BUFFERS

schematics (each buffer)


SN5437, SN7437 (TOTEM-POLE OUTPUT)



SN5438, SN7438 (OPEN-COLLECTOR OUTPUT)



J OR N DUAL-IN-LINE OR  
W FLAT PACKAGE (TOP VIEW)†



†Pin assignments for these circuits are the same for all packages.

6

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Output voltage (see Notes 1 and 3): SN5438, SN7438 Circuits	5.5 V
Operating free-air temperature range: SN5437, SN5438 Circuits	-55°C to 125°C
SN7437, SN7438 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor.  
 3. This is the maximum voltage which should be applied to any output when it is in the off state.

**recommended operating conditions**

	SN5437, SN5438			SN7437, SN7438			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	
Supply voltage $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	30			30			
Operating free-air temperature range, $T_A$	-55	25	125	0	25	70	°C

## CIRCUIT TYPES SN5437, SN5438, SN7437, SN7438 QUADRUPLE 2-INPUT POSITIVE NAND BUFFERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN5437, SN7437			UNIT
		MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			V
V <sub>IL</sub> Low-level input voltage			0.8		V
V <sub>I</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1.2 mA	2.4			V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 48 mA		0.22	0.4	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40		μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1.6		mA
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	-20		-70	mA
I <sub>CCH</sub> Supply current, high-level output	V <sub>CC</sub> = MAX, All inputs at 0 V		9	15.5	mA
I <sub>CCL</sub> Supply current, low-level output	V <sub>CC</sub> = MAX, All inputs at 5 V		34	54	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN5438, SN7438			UNIT
		MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			V
V <sub>IL</sub> Low-level input voltage			0.8		V
V <sub>I</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 5.5 V		250		μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 48 mA	0.22	0.4		V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40		μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1.6		mA
I <sub>CCH</sub> Supply current, high-level output	V <sub>CC</sub> = MAX, All inputs at 0 V		5	8.5	mA
I <sub>CCL</sub> Supply current, low-level output	V <sub>CC</sub> = MAX, All inputs at 5 V		34	54	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.


switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, N = 30

PARAMETER	TEST CONDITIONS	SN5437, SN7437			SN5438, SN7438			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 133 Ω		13	22		14	22	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output			8	15		11	18	ns




# CIRCUIT TYPES SN5440, SN7440 DUAL 4-INPUT POSITIVE NAND BUFFERS

schematic (each gate)




Component values shown are nominal.  
NC—No Internal Connection

W FLAT PACKAGE  
(TOP VIEW)



J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = \overline{ABCD}$

**recommended operating conditions**

Supply Voltage $V_{CC}$ :	SN5440 Circuits	MIN	NOM	MAX	UNIT
	SN7440 Circuits	4.5	5	5.5	V
Normalized Fan-Out From Output, N				30	
Operating Free-Air Temperature Range, $T_A$ :	SN5440 Circuits	-55	25	125	°C
	SN7440 Circuits	0	25	70	°C

**electrical characteristics (over recommended free-air temperature range unless otherwise noted)**

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	1		2			V
$V_{in(0)}$ Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	2				0.8	V
$V_{out(1)}$ Logical 1 output voltage	2	$V_{CC} = \text{MIN}, V_{in} = 0.8 \text{ V}, I_{load} = -1.2 \text{ mA}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	1	$V_{CC} = \text{MIN}, V_{in} = 2 \text{ V}, I_{sink} = 48 \text{ mA}$	0.28	0.4		V
$I_{in(0)}$ Logical 0 level input current (each input)	3	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	4	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$			40	μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short-circuit output current §	5	$V_{CC} = \text{MAX}$	SN5440	-20	-70	mA
			SN7440	-18	-70	mA
$I_{CC(0)}$ Logical 0 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 5 \text{ V}$		17	27	mA
$I_{CC(1)}$ Logical 1 level supply current	6	$V_{CC} = \text{MAX}, V_{in} = 0$		4	8	mA

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}, N = 30$**

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}, R_L = 133 \Omega$		8	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}, R_L = 133 \Omega$		13	22	ns


†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .


§Not more than one output should be shorted at a time.

# CIRCUIT TYPES SN5450, SN5451, SN7450, SN7451 EXPANDABLE DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES


schematic (each gate)



W FLAT PACKAGE  
(TOP VIEW)



JORN DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = (AB) + (CD) + (X)$   
 $X = \text{Output of SN5460/SN7460}$

- NOTES: 1. Component values shown are nominal.  
 2. Both expander inputs are used simultaneously for expanding.  
 3. If expander is not used leave X and  $\bar{X}$  pins open.  
 4. Make no external connection to X and  $\bar{X}$  pins of the SN5451 and SN7451.  
 5. A total of four expander gates can be connected to the expander inputs.

recommended operating conditions

6

- Supply Voltage  $V_{CC}$ : SN5450, SN5451 Circuits . . . . .  
 SN7450, SN7451 Circuits . . . . .  
 Normalized Fan-Out From Each Output, N . . . . .  
 Operating Free-Air Temperature Range,  $T_A$ : SN5450, SN5451 Circuits . . . . .  
 SN7450, SN7451 Circuits . . . . .

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
		10	
-55	25	125	°C
0	25	70	°C

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at both input terminals of either AND section to ensure logical 0 at output	21		2			V
$V_{in(0)}$ Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	22				0.8	V
$V_{out(1)}$ Logical 1 output voltage	22	$V_{CC} = \text{MIN}, V_{in} = 0.8 \text{ V}, I_{load} = -400 \mu\text{A}$	2.4	3.3		V
$V_{out(0)}$ Logical 0 output voltage	21	$V_{CC} = \text{MIN}, V_{in} = 2 \text{ V}, I_{sink} = 16 \text{ mA}$	0.22	0.4		V
$I_{in(0)}$ Logical 0 level input current (each input)	23	$V_{CC} = \text{MAX}, V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	24	$V_{CC} = \text{MAX}, V_{in} = 2.4 \text{ V}$		40		μA
		$V_{CC} = \text{MAX}, V_{in} = 5.5 \text{ V}$		1		mA
$I_{OS}$ Short-circuit output current§	25	$V_{CC} = \text{MAX}$				mA
$I_{CC(0)}$ Logical 0 level supply current	26	$V_{CC} = \text{MAX}, V_{in} = 5 \text{ V}$		7.4	14	mA
				4	8	mA
$I_{CC(1)}$ Logical 1 level supply current	27	$V_{CC} = \text{MAX}, V_{in} = 0$				mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander inputs X and  $\bar{X}$  are open.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

## CIRCUIT TYPES SN5450, SN5451, SN7450, SN7451 EXPANDABLE DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES

electrical characteristics (SN5450 circuits) using expander inputs,  $V_{CC} = 4.5 \text{ V}$ ,  $T_A = -55^\circ \text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$I_X$ Expander current	28	$V_1 = 0.4 \text{ V}$ , $I_{\text{sink}} = 16 \text{ mA}$			2.9	mA
$V_{BE(Q)}$ Base-emitter voltage of output transistor (Q)	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.41 \text{ mA}$ , $R_1 = 0$			1	V
$V_{\text{out}(1)}$ Logical 1 output voltage	30	$I_{\text{load}} = -400 \mu\text{A}$ , $I_1 = 0.15 \text{ mA}$ , $I_2 = -0.15 \text{ mA}$	2.4	3.3		V
$V_{\text{out}(0)}$ Logical 0 output voltage	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.3 \text{ mA}$ , $R_1 = 138 \Omega$		0.22	0.4	V

electrical characteristics (SN7450 circuits) using expander inputs,  $V_{CC} = 4.75 \text{ V}$ ,  $T_A = 0^\circ \text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$I_X$ Expander current	28	$V_1 = 0.4 \text{ V}$ , $I_{\text{sink}} = 16 \text{ mA}$			3.1	mA
$V_{BE(Q)}$ Base-emitter voltage of output transistor (Q)	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.62 \text{ mA}$ , $R_1 = 0$			1	V
$V_{\text{out}(1)}$ Logical 1 output voltage	30	$I_{\text{load}} = -400 \mu\text{A}$ , $I_1 = 270 \mu\text{A}$ , $I_2 = -270 \mu\text{A}$	2.4	3.3		V
$V_{\text{out}(0)}$ Logical 0 output voltage	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.43 \text{ mA}$ , $R_1 = 130 \Omega$		0.22	0.4	V

6

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
$t_{\text{pd}0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		8	15	ns
$t_{\text{pd}1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		13	22	ns


<sup>†</sup> Expander pins X and  $\bar{X}$  are open.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

# CIRCUIT TYPES SN5453, SN5454, SN7453, SN7454


## EXPANDABLE 4-WIDE 2-INPUT AND-OR-INVERT GATES

schematic



W FLAT PACKAGE  
(TOP VIEW)

J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



positive logic:  $Y = (AB) + (CD) + (EF) + (GH) + (X)$   
X = Output of SN5460/SN7460

- NOTES:
- Component values shown are nominal.
  - Both expander inputs are used simultaneously for expanding.
  - If expander is not used leave X and  $\bar{X}$  pins open.
  - Make no external connection to X and  $\bar{X}$  pins of the SN5454 and SN7454.
  - A total of four expander gates can be connected to the expander inputs.
  - NC—No Internal Connection

### recommended operating conditions

Supply Voltage $V_{CC}$ :	SN5453, SN5454 Circuits	4.5	5	5.5	V
	SN7453, SN7454 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Output, N		10			
Operating Free-Air Temperature Range, $T_A$ :	SN5453, SN5454 Circuits	-55	25	125	°C
	SN7453, SN7454 Circuits	0	25	70	°C

6

### electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{in(1)}$	21	Logical 1 input voltage required at both input terminals of one AND section to ensure logical 0 level at output	2			V	
$V_{in(0)}$	22	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 level at output			0.8	V	
$V_{out(1)}$	22	$V_{CC} = \text{MIN}$ , $V_{in} = 0.8 \text{ V}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.3		V	
$V_{out(0)}$	21	$V_{CC} = \text{MIN}$ , $V_{in} = 2 \text{ V}$ , $I_{sink} = 16 \text{ mA}$	0.22	0.4		V	
$I_{in(0)}$	23	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA	
$I_{in(1)}$	24	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$	
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA	
$I_{OS}$	25	$V_{CC} = 5.5 \text{ V}$	SN5453, SN5454		-20	-55	mA
			SN7453, SN7454		-18	-55	mA
$I_{CC(0)}$	26	$V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$		5.1	9.5	mA	
$I_{CC(1)}$	27	$V_{CC} = \text{MAX}$ , $V_{in} = 0$		4	8	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander inputs X and  $\bar{X}$  are open.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

## CIRCUIT TYPES SN5453, SN5454, SN7453, SN7454 EXPANDABLE 4-WIDE 2-INPUT AND-OR-INVERT GATES

electrical characteristics (SN5453 circuits) using expander inputs,  $V_{CC} = 4.5 \text{ V}$ ,  $T_A = -55^\circ \text{ C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$I_X$ Expander current	28	$V_1 = 0.4 \text{ V}$ , $I_{\text{sink}} = 16 \text{ mA}$			2.9	mA
$V_{BE(Q)}$ Base-emitter voltage of output transistor (Q)	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.41 \text{ mA}$ , $R_1 = 0$			1	V
$V_{\text{out}(1)}$ Logical 1 output voltage	30	$I_{\text{load}} = -400 \mu\text{A}$ , $I_1 = 0.15 \text{ mA}$ , $I_2 = -0.15 \text{ mA}$	2.4	3.3		V
$V_{\text{out}(0)}$ Logical 0 output voltage	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.3 \text{ mA}$ , $R_1 = 138 \Omega$		0.22	0.4	V

electrical characteristics (SN7453 circuits) using expander inputs,  $V_{CC} = 4.75 \text{ V}$ ,  $T_A = 0^\circ \text{ C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$I_X$ Expander current	28	$V_1 = 0.4 \text{ V}$ , $I_{\text{sink}} = 16 \text{ mA}$			3.1	mA
$V_{BE(Q)}$ Base-emitter voltage of output transistor (Q)	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.62 \text{ mA}$ , $R_1 = 0$			1	V
$V_{\text{out}(1)}$ Logical 1 output voltage	30	$I_{\text{load}} = -400 \mu\text{A}$ , $I_1 = 270 \mu\text{A}$ , $I_2 = -270 \mu\text{A}$	2.4	3.3		V
$V_{\text{out}(0)}$ Logical 0 output voltage	29	$I_{\text{sink}} = 16 \text{ mA}$ , $I_1 = 0.43 \text{ mA}$ , $R_1 = 130 \Omega$		0.22	0.4	V

6

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{ C}$ ,  $N = 10$


PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
$t_{\text{pd}0}$ Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		8	15	ns
$t_{\text{pd}1}$ Propagation delay time to logical 1 level	65	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		13	22	ns

<sup>†</sup> Expander inputs X and  $\bar{X}$  are open.


<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{ C}$ .

# CIRCUIT TYPE SN5460 DUAL 4-INPUT EXPANDER

schematic (each expander)



- NOTES: 1. Connect to X input of SN5450 or SN5453 circuit.  
2. Connect to  $\bar{X}$  input of SN5450 or SN5453 circuit.  
3. Component values shown are nominal.



recommended operating conditions

Supply Voltage  $V_{CC}$  . . . . . 4.5 V to 5.5 V  
Maximum number of expanders that may be fanned-in to one SN5450 or one SN5453 circuit . . . . . 4

electrical characteristics (unless otherwise noted  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ )

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP $\ddagger$	MAX	UNIT
$V_{in(1)}$ Logical 1 input voltage required at all input terminals to ensure output is in the on state	31		2			V
$V_{in(0)}$ Logical 0 input voltage required at any input terminal to ensure output is in the off state	32				0.8	V
$V_{on}$ On-state output voltage	31	$V_{CC} = 4.5\text{ V}$ , $V_{in} = 2\text{ V}$ , $V_1 = 1\text{ V}$ , $R = 1.1\text{ k}\Omega$ , $T_A = -55^\circ\text{C}$			0.4	V
$I_{off}$ Off-state output current	32	$V_{CC} = 4.5\text{ V}$ , $V_{in} = 0.8\text{ V}$ , $V_1 = 4.5\text{ V}$ , $R = 1.2\text{ k}\Omega$ , $T_A = -55^\circ\text{C}$			150	$\mu\text{A}$
$I_{on}$ On-state output current	33	$V_{CC} = 4.5\text{ V}$ , $V_{in} = 2\text{ V}$ , $V_1 = 1\text{ V}$ , $T_A = -55^\circ\text{C}$	-0.3			mA
$I_{in(0)}$ Logical 0 level input current (each input)	32	$V_{CC} = 5.5\text{ V}$ , $V_{in} = 0.4\text{ V}$			-1.6	mA
$I_{in(1)}$ Logical 1 level input current (each input)	34	$V_{CC} = 5.5\text{ V}$ , $V_{in} = 2.4\text{ V}$			40	$\mu\text{A}$
		$V_{CC} = 5.5\text{ V}$ , $V_{in} = 5.5\text{ V}$			1	mA
$I_{CC(on)}$ On-state supply current	35	$V_{CC} = 5.5\text{ V}$ , $V_{in} = 5\text{ V}$ , $V_1 = 0.85\text{ V}$		1.2	2.5	mA
$I_{CC(off)}$ Off-state supply current	35	$V_{CC} = 5.5\text{ V}$ , $V_{in} = 0$ , $V_1 = 0.85\text{ V}$		2	4	mA



switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level (through SN5450 or SN5453 circuit)	66	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$		10	20	ns
$t_{pd1}$ Propagation delay time to logical 1 level (through SN5450 or SN5453 circuit)	66	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$		15	30	ns

$\ddagger$ All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

# CIRCUIT TYPE SN7460 DUAL 4-INPUT EXPANDER

schematic (each expander)



- NOTES: 1. Connect to X input of SN7450 or SN7453 circuit.  
2. Connect to X-bar input of SN7450 or SN7453 circuit.  
3. Component values shown are nominal.

**recommended operating conditions**

Supply Voltage V <sub>CC</sub>	4.75 V to 5.25 V
Maximum number of expanders that may be fanned-in to one SN7450 or one SN7453 Circuit	4

**electrical characteristics (unless otherwise noted T<sub>A</sub> = 0°C to 70°C)**

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>in(1)</sub>	31	Logical 1 input voltage required at all input terminals is in the on state	2			V
V <sub>in(0)</sub>	32	Logical 0 input voltage required at any input terminal is in the off state			0.8	V
V <sub>on</sub>	31	On-state output voltage V <sub>CC</sub> = 4.75 V, V <sub>in</sub> = 2 V, V <sub>1</sub> = 1 V, R = 1.1 kΩ, T <sub>A</sub> = 0°C			0.4	V
I <sub>off</sub>	32	Off-state output current V <sub>CC</sub> = 4.75 V, V <sub>in</sub> = 0.8 V, V <sub>1</sub> = 4.5 V, R = 1.2 kΩ, T <sub>A</sub> = 0°C			270	μA
I <sub>on</sub>	33	On-state output current V <sub>CC</sub> = 4.75 V, V <sub>in</sub> = 2 V, V <sub>1</sub> = 1 V	-0.43			mA
I <sub>in(0)</sub>	32	Logical 0 level input current (each input) V <sub>CC</sub> = 5.25 V, V <sub>in</sub> = 0.4 V			-1.6	mA
I <sub>in(1)</sub>	34	Logical 1 level input current (each input) V <sub>CC</sub> = 5.25 V, V <sub>in</sub> = 2.4 V V <sub>CC</sub> = 5.25 V, V <sub>in</sub> = 5.5 V			40 1	μA mA
I <sub>CC(on)</sub>	35	On-state supply current V <sub>CC</sub> = 5.25 V, V <sub>in</sub> = 5 V, V <sub>1</sub> = 0.85 V		1.2	2.5	mA
I <sub>CC(off)</sub>	35	Off-state supply current V <sub>CC</sub> = 5.25 V, V <sub>in</sub> = 0, V <sub>1</sub> = 0.85 V		2	4	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, N = 10**

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd0</sub>	66	Propagation delay time to logical 0 level (through SN7450 or SN7453) C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω		10	20	ns
t <sub>pd1</sub>	66	Propagation delay time to logical 1 level (through SN7450 or SN7453) C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω		15	30	ns


# CIRCUIT TYPES SN5470, SN7470

## EDGE-TRIGGERED J-K FLIP-FLOPS

### logic

TRUTH TABLE		
$t_n$		$t_{n+1}$
J	K	Q
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$

- NOTES: 1.  $J = J1 \cdot J2 \cdot \bar{J}^*$   
 2.  $K = K1 \cdot K2 \cdot K^*$   
 3.  $t_n$  = Bit time before clock pulse.  
 4.  $t_{n+1}$  = Bit time after clock pulse.  
 5. If inputs  $J^*$  or  $K^*$  are not used they must be grounded.  
 6. NC - No Internal Connection



### description

These monolithic, edge-triggered J-K flip-flops feature gated inputs, direct clear and preset inputs, and complementary Q and  $\bar{Q}$  outputs. Input information is transferred to the outputs on the positive edge of the clock pulse.

6

Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse, and after the clock input threshold voltage has been passed, the gated inputs are locked out.

These flip-flops are ideally suited for medium- to high-speed applications and can result in a significant saving in system power dissipation and package count where input gating is required.

### recommended operating conditions

Supply Voltage $V_{CC}$ : SN5470 Circuits . . . . .	4.5	5	5.5	V
SN7470 Circuits . . . . .	4.75	5	5.25	V
Operating Free-Air Temperature Range, $T_A$ : SN5470 Circuits . . . . .	-55	25	125	$^{\circ}C$
SN7470 Circuits . . . . .	0	25	70	$^{\circ}C$
Normalized Fan-Out From Each Output, N . . . . .	10			
Clock Pulse Transition Time to Logical 1 Level, $t_1(\text{clock})$ (See Figure 68) . . . . .	5	150		ns
Width of Clock Pulse, $t_p(\text{clock})$ (See Figure 68) . . . . .	20			ns
Width of Preset Pulse, $t_p(\text{preset})$ (See Figure 67) . . . . .	25			ns
Width of Clear Pulse, $t_p(\text{clear})$ (See Figure 67) . . . . .	25			ns

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
-55	25	125	$^{\circ}C$
0	25	70	$^{\circ}C$
10			
5	150		ns
20			ns
25			ns
25			ns



## CIRCUIT TYPES SN5470, SN7470 EDGE-TRIGGERED J-K FLIP-FLOPS

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	36 and 37		2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	36 and 37			0.8		V
$V_{out(1)}$	Logical 1 output voltage	36	$V_{CC} = \text{MIN}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage	37	$V_{CC} = \text{MIN}$ , $I_{sink} = 16 \text{ mA}$		0.22	0.4	V
$I_{in(0)}$	Logical 0 level input current at J1, J2, J*, K1, K2, K*, or clock	38	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at preset or clear	38	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at J1, J2, J*, K1, K2, K*, or clock	39	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
			$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{in(1)}$	Logical 1 level input current at preset or clear	39	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			80	$\mu\text{A}$
			$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$	Short-circuit output current‡	40	$V_{CC} = \text{MAX}$ , $V_{in} = 0$	SN5470	-20	-57	mA
				SN7470	-18	-57	
$I_{CC}$	Supply current	39	$V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$		13	26	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	68	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	20	35		MHz
$t_{setup}$	Minimum input setup time	68	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		10	20	ns
$t_{hold}$	Minimum input hold time	68	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		0	5	ns
$t_{pd1}$	Propagation delay time to logical 1 level from clear or preset to output	67	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$			50	ns
$t_{pd0}$	Propagation delay time to logical 0 level from clear or preset to output	67	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$			50	ns
$t_{pd1}$	Propagation delay time to logical 1 level from clock to output	68	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	27	50	ns
$t_{pd0}$	Propagation delay time to logical 0 level from clock to output	68	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	18	50	ns

# CIRCUIT TYPES SN5470, SN7470

## EDGE-TRIGGERED J-K FLIP-FLOPS

schematic



NOTE: Component values shown are nominal.


# CIRCUIT TYPES SN5472, SN7472

## J-K MASTER-SLAVE FLIP-FLOPS

logic

$t_n$		$t_{n+1}$
J	K	Q
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$


- NOTES:
1.  $J = J1 \cdot J2 \cdot J3$
  2.  $K = K1 \cdot K2 \cdot K3$
  3.  $t_n$  = Bit time before clock pulse.
  4.  $t_{n+1}$  = Bit time after clock pulse.
  5. NC = No Internal Connection.



description

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from AND gate inputs to master
3. Disable AND gate inputs
4. Transfer information from master to slave.



6

recommended operating conditions

Supply Voltage $V_{CC}$ :	SN5472 Circuits	.....
	SN7472 Circuits	.....
Operating Free-Air Temperature Range, $T_A$ :	SN5472 Circuits	.....
	SN7472 Circuits	.....
Normalized Fan-Out From Each Output, N	.....	.....
Width of Clock Pulse, $t_{p(\text{clock})}$ (See figure 69)	.....	.....
Width of Preset Pulse, $t_{p(\text{preset})}$ (See figure 70)	.....	.....
Width of Clear Pulse, $t_{p(\text{clear})}$ (See figure 70)	.....	.....
Input Setup Time, $t_{\text{setup}}$ (See figure 69)	.....	.....
Input Hold Time, $t_{\text{hold}}$	.....	.....

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
-55	25	125	°C
0	25	70	°C
		10	
	20		ns
	25		ns
	25		ns
$\geq t_{p(\text{clock})}$			
0			

## CIRCUIT TYPES SN5472, SN7472

### J-K MASTER-SLAVE FLIP-FLOPS

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	41 and 42		2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	41 and 42				0.8	V
$V_{out(1)}$ Logical 1 output voltage	41	$V_{CC} = \text{MIN}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.5		V
$V_{out(0)}$ Logical 0 output voltage	42	$V_{CC} = \text{MIN}$ , $I_{sink} = 16 \text{ mA}$		0.22	0.4	V
$I_{in(0)}$ Logical 0 level input current at J1, J2, J3, K1, K2, or K3	43	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at preset, clear, or clock	43	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-3.2	mA
$I_{in(1)}$ Logical 1 level input current at J1, J2, J3, K1, K2, or K3	44	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at preset, clear, or clock	44	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			80	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short-circuit output current§	45	$V_{CC} = \text{MAX}$ , $V_{in} = 0$				mA
$I_{CC}$ Supply current	44	$V_{CC} = \text{MAX}$ , $V_{in} = 5 \text{ V}$	SN5472	-20	-57	
			SN7472	-18	-57	
				10	20	mA

6

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	15	20		MHz
$t_{pd1}$ Propagation delay time to logical 1 level from clear or preset to output	70	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		16	25	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clear or preset to output	70	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		25	40	ns
$t_{pd1}$ Propagation delay time to logical 1 level from clock to output	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	16	25	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clock to output	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	25	40	ns


# CIRCUIT TYPES SN5472, SN7472

## J-K MASTER-SLAVE FLIP-FLOPS

functional block diagram




schematic



Component values shown are nominal.

# CIRCUIT TYPES SN5473, SN54107, SN7473, SN74107 DUAL J-K MASTER-SLAVE FLIPS-FLOPS



## description

These J-K flip-flops are based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows: (See waveform on page 2-26)

1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.

## logic

TRUTH TABLE (Each Flip-Flop)			
		$t_n$	$t_{n+1}$
J	K	J	Q
0	0	Q <sub>n</sub>	Q
0	1	0	Q
1	0	1	Q
1	1	$\bar{Q}_n$	Q

NOTES: 1.  $t_n$  = Bit time before clock pulse.  
2.  $t_{n+1}$  = Bit time after clock pulse.

## recommended operating conditions

	SN5473 SN54107			SN7473 SN74107			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	10			10			
Width of clock pulse, $t_{p(\text{clock})}$ (See Figure 69)	20			20			ns
Width of clear pulse, $t_{p(\text{clear})}$ (See Figure 70)	25			25			ns
Input setup time, $t_{\text{setup}}$ (See Figure 69)	$\geq t_{p(\text{clock})}$			$\geq t_{p(\text{clock})}$			
Input hold time, $t_{\text{hold}}$	0			0			
Operating free-air temperature range, $T_A$	-55	25	125	0	25	70	$^{\circ}\text{C}$

## CIRCUIT TYPES SN5473, SN54107, SN7473, SN74107 DUAL J-K MASTER-SLAVE FLIP-FLOPS

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	46 and 47		2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	46 and 47			0.8		V
$V_{out(1)}$ Logical 1 output voltage	46	$V_{CC} = \text{MIN}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.5		V
$V_{out(0)}$ Logical 0 output voltage	47	$V_{CC} = \text{MIN}$ , $I_{sink} = 16 \text{ mA}$	0.22	0.4		V
$I_{in(0)}$ Logical 0 level input current at J or K	48	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at clear or clock	48	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-3.2	mA
$I_{in(1)}$ Logical 1 level input current at J or K	49	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at clear or clock	49	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			80	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short-circuit output current §	50	$V_{CC} = \text{MAX}$ , $V_{in} = 0$	SN5473, SN54107	-20	-57	mA
			SN7473, SN74107	-18	-57	
$I_{CC}$ Supply current	49	$V_{CC} = \text{MAX}$		20	40	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	15	20		MHz
$t_{pd1}$ Propagation delay time to logical 1 level from clear to output	70	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		16	25	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clear to output	70	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		25	40	ns
$t_{pd1}$ Propagation delay time to logical 1 level from clock to output	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	16	25	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clock to output	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	25	40	ns


# CIRCUIT TYPES SN5473,SN54107,SN7473,SN74107

## DUAL J-K MASTER-SLAVE FLIP-FLOPS

functional block diagram (each flip-flop)



schematic (each flip-flop)



NOTE: Component values shown are nominal.

6




# CIRCUIT TYPES SN5474, SN7474 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

## logic

**TRUTH TABLE (Each Flip-Flop)**

$t_n$	$t_{n+1}$	
INPUT	OUTPUT	OUTPUT
D	Q	$\bar{Q}$
0	0	1
1	1	0

NOTES: 1.  $t_n$  = bit time before clock pulse.  
2.  $t_{n+1}$  = bit time after clock pulse.



## description

These monolithic, dual, D-type, edge-triggered flip-flops feature direct clear and preset inputs and complementary Q and  $\bar{Q}$  outputs. Input information is transferred to the outputs on the positive edge of the clock pulse.

Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After the clock input threshold voltage has been passed, the data input (D) is locked out.

These dual flip-flops have the same clocking characteristics as the SN5470/SN7470 gated (edge-triggered) flip-flop circuits, and both are ideally suited for medium- to-high-speed applications. They can result in a significant saving in system power dissipation and package count in applications where input gating is not required.

## recommended operating conditions

	SN5474			SN7474			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	10			10			
Width of clock pulse, $t_p(\text{clock})$ (See Figure 71)	30			30			ns
Width of preset pulse, $t_p(\text{preset})$ (See Figure 67)	30			30			ns
Width of clear pulse, $t_p(\text{clear})$ (See Figure 67)	30			30			ns
Operating free-air temperature range, $T_A$	-55	25	125	0	25	70	°C

## CIRCUIT TYPES SN5474, SN7474

### DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	52 and 53		2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	52 and 53				0.8	V
$V_{out(1)}$ Logical 1 output voltage	52	$V_{CC} = \text{MIN}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.5		V
$V_{out(0)}$ Logical 0 output voltage	53	$V_{CC} = \text{MIN}$ , $I_{sink} = 16 \text{ mA}$	0.22	0.4		V
$I_{in(0)}$ Logical 0 level input current at preset or D	54	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at clear or clock	54	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-3.2	mA
$I_{in(1)}$ Logical 1 level input current at D	55	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at preset or clock	55	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			80	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{in(1)}$ Logical 1 level input current at clear	55	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			120	$\mu\text{A}$
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA
$I_{OS}$ Short-circuit output current §	56	$V_{CC} = \text{MAX}$ , $V_{in} = 0$				mA
			SN5474	-20	-57	
			SN7474	-18	-57	
$I_{CC}$ Supply current	55	$V_{CC} = \text{MAX}$		17	30	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


§ Not more than one output should be shorted at a time.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	71	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	15	25		MHz
$t_{setup}$ Minimum input setup time	71	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		15	20	ns
$t_{hold}$ Minimum input hold time	71	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		2	5	ns
$t_{pd1}$ Propagation delay time to logical 1 level from clear or preset to output	67	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$			25	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clear or preset to output	67	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$			40	ns
$t_{pd1}$ Propagation delay time to logical 1 level from clock to output	71	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	14	25	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clock to output	71	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	20	40	ns

## CIRCUIT TYPES SN5474, SN7474 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

functional block diagram (each flip-flop)



schematic (each flip-flop)



NOTE: Component values shown are nominal.

# CIRCUIT TYPES SN5476, SN7476 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

logic

$t_n$		$t_{n+1}$
J	K	Q
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$

- NOTES: 1.  $t_n$  = Bit time before clock pulse.  
2.  $t_{n+1}$  = Bit time after clock pulse.


### description

The SN7476 J-K flip-flop is based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:


1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.

### recommended operating conditions

Supply Voltage $V_{CC}$ :	SN5476 Circuits . . . . .	4.5	5	5.5	V
	SN7476 Circuits . . . . .	4.75	5	5.25	V
Operating Free-Air Temperature Range, $T_A$ :	SN5476 Circuits . . . . .	-55	25	125	$^{\circ}$ C
	SN7476 Circuits . . . . .	0	25	70	$^{\circ}$ C
Normalized Fan-Out From Each Output, N . . . . .				10	
Width of Clock Pulse, $t_{p(\text{clock})}$ (See figure 69) . . . . .		20			ns
Width of Preset Pulse, $t_{p(\text{preset})}$ (See figure 70) . . . . .		25			ns
Width of Clear Pulse, $t_{p(\text{clear})}$ (See figure 70) . . . . .		25			ns
Input Setup Time, $t_{\text{setup}}$ (See figure 69) . . . . .		$\geq t_{p(\text{clock})}$			
Input Hold Time, $t_{\text{hold}}$ . . . . .		0			



<sup>†</sup>Pin assignments for these circuits are the same for all packages.



## CIRCUIT TYPES SN5476, SN7476 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

electrical characteristics,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{in(1)}$	46 and 47		2			V	
$V_{in(0)}$	46 and 47				0.8	V	
$V_{out(1)}$	46	$V_{CC} = \text{MIN}$ $I_{load} = -400 \mu\text{A}$	2.4	3.5		V	
$V_{out(0)}$	47	$V_{CC} = \text{MIN}$ $I_{sink} = 16 \text{ mA}$		0.22	0.4	V	
$I_{in(0)}$	48	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-1.6	mA	
$I_{in(0)}$	48	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4 \text{ V}$			-3.2	mA	
$I_{in(1)}$	49	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			40	$\mu\text{A}$	
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA	
$I_{in(1)}$	49	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4 \text{ V}$			80	$\mu\text{A}$	
		$V_{CC} = \text{MAX}$ , $V_{in} = 5.5 \text{ V}$			1	mA	
$I_{OS}$	51	$V_{CC} = \text{MAX}$ , $V_{in} = 0$				mA	
$I_{CC}$	49	$V_{CC} = \text{MAX}$	SN5476	-20		-57	
			SN7476	-18		-57	
				20	40	mA	

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

6

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	15	20		MHz
$t_{pd1}$	70	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		16	25	ns
$t_{pd0}$	70	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$		25	40	ns
$t_{pd1}$	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	16	25	ns
$t_{pd0}$	69	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$	10	25	40	ns


†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.


# CIRCUIT TYPES SN5476, SN7476 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

functional block diagram (each flip-flop)



schematic (each flip-flop)

6



NOTE: Component values shown are nominal.

# CIRCUIT TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS

featuring

● Buffered Clock Input

● Direct Preset and Clear

● Common JK Gate Input

logic

TRUTH TABLE

INPUTS AT $t_n$			OUTPUTS AT $t_{n+1}$	
JK	$J^\ddagger$	$K^\ddagger$	Q	$\bar{Q}$
L $\ddagger$	X	X	$Q_n$	$\bar{Q}_n$
H	L $\ddagger$	L $\ddagger$	$Q_n$	$\bar{Q}_n$
H	L	H	L	H
H	H	L	H	L
H	H	H	$\bar{Q}_n$	$Q_n$

† SN54104/SN74104:  $J = J_1 \cdot J_2 \cdot J_3$   
 $K = K_1 \cdot K_2 \cdot K_3$   
 SN54105/SN74105:  $J = J_1 \cdot \bar{J}_2 \cdot J_3$   
 $K = K_1 \cdot \bar{K}_2 \cdot K_3$

‡ These low levels must be maintained while the clock is low

NOTES:

- A.  $t_n$  = bit time before clock pulse.
- B.  $t_{n+1}$  = bit time after clock pulse.
- C. H = high, L = low, X = irrelevant.

description


These J-K master-slave flip-flops feature a buffered clock input, direct preset and clear, gated J and K inputs, and a common JK input. The clock buffer offers typical TTL high noise immunity, low clock-line loading, and, in most cases, eliminates the need for stringent control of system-clock rise and fall times. When activated, the direct preset and clear inputs control the state of both the master and slave flip-flops independent of the clock and synchronous-input states. Gated inputs may be used to perform a wide variety of control functions without the need for external gates, and the common JK input simplifies hardware design for applications utilizing a single gate-control source.

Due to the internal clock buffer, the JK input gates accept data when the clock line is low, and transfer of data from the master to the slave occurs during the clock-line transition from the low state to the high state. When the clock line is high, the data inputs are inhibited.

The SN54104/SN74104 includes internal capacitive loading on the J and K input gates and, as the input setup and hold times are lengthened, this circuit displays improved performance in systems where appreciable clock skew is anticipated.

The SN54105/SN74105 offers an inverting data input to each of the J and K input gates for additional control flexibility. As the input setup and hold times are not lengthened, this circuit permits operation at higher toggle rates than the SN54104/SN74104.

These TTL circuits feature one-volt typical d-c noise margins and are compatible for use with most TTL and DTL families. Full fan-out to 10 normalized Series 54/74 loads is available from the outputs. The SN54104 and SN54105 circuits are characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ , and the SN74104 and SN74105 circuits are characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .



**asynchronous inputs:** Low input to preset sets Q to the high level.  
 Low input to clear sets  $\bar{Q}$  to the high level.  
 Preset and clear are independent of clock.

6

## CIRCUIT TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (See Note 1)	8 V
Input voltage (See Note 1)	-1.5 V to 5.5 V
Voltage applied to any output (See Note 2)	-0.5 V to $V_{CC}$
Operating free-air temperature range: SN54104, SN54105 Circuits	-55°C to 125°C
SN74104, SN74105 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage $V_{CC}$ (See Note 1)	SN54104, SN54105	4.5	5	5.5	V
	SN74104, SN74105	4.75	5	5.25	
Operating free-air temperature range	SN54104, SN54105	-55	25	125	°C
	SN74104, SN74105	0	25	70	
Width of low-level clock pulse, $t_{w(\text{clock})}$ (See Figure 112)		15 †			ns
Width of preset and clear pulse, $t_{w(\text{preset})}$ and $t_{w(\text{clear})}$		20 †			ns
Input release time for low-level data, $t_{\text{release(L)}}$ (See Note 3 and Figure 113)	SN54104, SN74104			10 †	ns
	SN54105, SN74105			1 †	
Input setup time for high-level data, $t_{\text{setup(H)}}$ (See Note 4 and Figure 113)	SN54104, SN74104	35 †			ns
	SN54105, SN74105	10 †			

- NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. This rating applied at the Q output with preset held low and at the  $\bar{Q}$  output with clear held low.  
 3. Release time for low-level data is an interval between the release of low-level data and the positive-going edge of the clock pulse; this interval being sufficiently short to ensure recognition of the low-level data.  
 4. Setup time for high-level data is an interval between the arrival of the high-level data and the positive-going edge of the clock pulse; this interval being sufficiently long to ensure recognition of the high-level data.

†These conditions are recommended for use at  $V_{CC} = 5$  V,  $T_A = 25^\circ$  C.



## CIRCUIT TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
V <sub>IH</sub> High-level input voltage	107 and 108			T <sub>A</sub> = MIN	2		V
				T <sub>A</sub> = 25°C	1.7		
				T <sub>A</sub> = MAX	1.4		
V <sub>IL</sub> Low-level input voltage	107 and 108			T <sub>A</sub> = MIN		0.8	V
				T <sub>A</sub> = 25°C		0.9	
				T <sub>A</sub> = MAX		0.8	
V <sub>OH</sub> High-level output voltage	107	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -1 mA		2.4	2.7		V
V <sub>OL</sub> Low-level output voltage	108	V <sub>CC</sub> = MAX, I <sub>OL</sub> = 17.7 mA		0.2	0.4		V
		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA		0.2	0.4		
I <sub>IH</sub> High-level input current into any input except JK, preset, or clear	109	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5 V	T <sub>A</sub> = 25°C		2	40	μA
			T <sub>A</sub> = MAX			40	
I <sub>IH</sub> High-level input current into JK	109	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5 V	T <sub>A</sub> = 25°C		4	80	μA
			T <sub>A</sub> = MAX			80	
I <sub>IH</sub> High-level input current into preset or clear	109	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5 V	T <sub>A</sub> = 25°C		8	120	μA
			T <sub>A</sub> = MAX			120	
I <sub>IL</sub> Low-level input current into any input except JK, preset, or clear	110	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1.1	-1.6	mA	
		V <sub>CC</sub> = MIN, V <sub>I</sub> = 0.4 V		-0.9	-1.45		
I <sub>IL</sub> Low-level input current into JK	110	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-2.2	-3.2	mA	
		V <sub>CC</sub> = MIN, V <sub>I</sub> = 0.4 V		-1.8	-2.9		
I <sub>IL</sub> Low-level input current into preset or clear	110	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-3	-4.75	mA	
		V <sub>CC</sub> = MIN, V <sub>I</sub> = 0.4 V		-2.5	-3.9		
I <sub>CC</sub> Supply current	111	V <sub>CC</sub> = 5 V	SN54104, SN74104		15	24	mA
			SN54105, SN74105		17	28	

6

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low-to-high-level output, from clock	112	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω		9	15	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output, from clock	112	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω		16	25	ns

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# CIRCUIT TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS


functional block diagram



6

# CIRCUIT TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS

schematic



6

Component values shown are nominal.

... VCC bus

# CIRCUIT TYPES SN54110, SN74110

## GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

- Data Lockout Solves Clock-Skew Problems
- Improved Immunity to Noise
- Input-Clamping Diodes Simplify System Design
- High-Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with Most TTL, DTL, and MSI Circuits
- Typical Maximum Input Clock Frequency . . . 25 MHz

### description

The SN54110 and SN74110 are d-c coupled, variable-skew, J-K flip-flops which utilize TTL circuitry to obtain 25-MHz performance typically. They are termed "variable-skew" because they allow the maximum clock skew in a system to be a direct function of the clock pulse width. The J and K inputs are enabled only during a short period (20 nanoseconds maximum setup time plus 5 nanoseconds maximum hold time) on the rising edge of the clock pulse as shown in the timing diagram, Figure 1. After this, inputs may be changed while the clock is at the high level without affecting the state of the master. On the threshold level of the falling edge of the clock pulse, the data stored in the master during the rising edge will be transferred to the output. The effective allowable clock skew then is minimum propagation delay time minus hold time, plus clock pulse width. This means that the system designer can set the maximum allowable clock skew needed by varying the clock pulse width. Thus system design is made easier and the requirements for sophisticated clock distribution systems are minimized or, in some cases, entirely eliminated. These flip-flops have an additional feature—the synchronous input has reduced sensitivity to data change while the clock is high because the data need be present for only a short period of time and the system's susceptibility to noise is thereby effectively reduced.


The SN54110/SN74110 has the same functional advantage as the SN5472/SN7472 in that three-input AND logic is provided for both the J and K data functions. Preset and clear inputs, which are completely independent of the state of the clock, are also provided. The SN54110 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74110 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54110 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74110 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to the J input with respect to clear and clock, and to the K input with respect to preset and clock.

J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)<sup>†</sup>



#### positive logic:

- Low input to preset sets Q to high level
- Low input to clear resets Q to low level
- Preset and clear are independent of clock

<sup>†</sup>Pin assignments for these circuits are the same for all packages.

NC—No internal connection.

#### TRUTH TABLE

INPUTS AT $t_n$		OUTPUT AT $t_{n+1}$
J <sup>‡</sup>	K <sup>‡</sup>	Q
L	L	$Q_n$
L	H	L
H	L	H
H	H	$\bar{Q}_n$

H = high level, L = low level

NOTES: A.  $t_n$  = bit time before clock pulse.

B.  $t_{n+1}$  = bit time after clock pulse.

<sup>‡</sup> J = J1 · J2 · J3

K = K1 · K2 · K3

# CIRCUIT TYPES SN54110, SN74110

## GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

### recommended operating conditions

	SN54110			SN74110			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			
	Low logic level			10			
Clock frequency, $f_{clock}$	0		20†	0		20†	MHz
Width of clock pulse, $t_w(\text{clock})$	25†			25†			ns
Width of preset pulse, $t_w(\text{preset})$	25†			25†			ns
Width of clear pulse, $t_w(\text{clear})$	25†			25†			ns
Input setup time, high-level or low-level data, $t_{setup}$ (see Note 3 and Figure 114)	20†			20†			ns
Input hold time, high-level or low-level data, $t_{hold}$ (see Note 4)	5†			5†			ns
Operating free-air temperature, $T_A$	-55	25	125	0	25	70	°C

NOTES: 3. Setup time is the interval immediately preceding the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

4. Hold time is the interval immediately following the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to insure its recognition.

†These conditions are recommended for use at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS‡	MIN	TYP§	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage		0.8			V
$V_I$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12\text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{ V}$ , $I_{OH} = -800\ \mu\text{A}$	2.4			V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.8\text{ V}$ , $I_{OL} = 16\text{ mA}$			0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5\text{ V}$			1	mA
$I_{IH}$	High-level input current	J, K, or clock input	$V_{CC} = \text{MAX}$ , $V_I = 2.4\text{ V}$		40	$\mu\text{A}$
		preset or clear input			160	
$I_{IL}$	Low-level input current	J, K, or clock input	$V_{CC} = \text{MAX}$ , $V_I = 0.4\text{ V}$		-1.6	mA
		preset or clear input			-3.2	
$I_{OS}$	Short-circuit output current¶	$V_{CC} = \text{MAX}$	-20		-57	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 5	20		34	mA

NOTE 5: With J and K inputs grounded, the clock input at 4.5 V, and the outputs open,  $I_{CC}$  is tested first with clear at 4.5 V and preset grounded, then with clear grounded and preset at 4.5 V.

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

§ All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

¶ Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$ , N = 10


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$f_{max}$	Maximum clock frequency		20	25		MHz	
$t_{PLH}$	Propagation delay time, low-to-high-level output from clear or preset	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figure 114	12		20	ns	
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear or preset		18		25	ns	
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock		10		20	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock		6		13	20	ns

6

# CIRCUIT TYPES SN54110, SN74110

## GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

functional block diagram



6

# CIRCUIT TYPES SN54111, SN74111 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

- Data Lockout Solves Clock-Skew Problems
- Improved Immunity to Noise
- Input-Clamping Diodes Simplify System Design
- High-Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with Most TTL, DTL, and MSI Circuits
- Typical Maximum Input Clock Frequency . . . 25 MHz

**description**

The SN54111 and SN74111 are d-c coupled, variable-skew, J-K flip-flops which utilize TTL circuitry to obtain 25-MHz performance typically. They are termed "variable-skew" because they allow the maximum clock skew in a system to be a direct function of the clock pulse width. The J and K inputs are enabled to accept data only during a short period (30 nanoseconds maximum hold time) starting with, and immediately following, the rising edge of the clock pulse as shown in the timing diagram, Figure 1. After this, inputs may be changed while the clock is at the high level without affecting the state of the master. At the threshold level of the falling edge of the clock pulse, the data stored in the master will be transferred to the output. The effective allowable clock skew then is minimum propagation delay time minus hold time, plus clock pulse width. This means that the system designer can set the maximum allowable clock skew needed by varying the clock pulse width. Thus system design is made easier and the requirements for sophisticated clock distribution systems are minimized or, in some cases, entirely eliminated. These flip-flops have an additional feature—the synchronous input has reduced sensitivity to data change while the clock is high because the data need be present for only a short period of time and the system's susceptibility to noise is thereby effectively reduced.


The SN54111 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74111 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54111 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74111 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to the J input with respect to clear and clock, and to the K input with respect to preset and clock.

J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)<sup>†</sup>



<sup>†</sup>Pin assignments for these circuits are the same for all packages.

**TRUTH TABLE**

INPUTS AT $t_n$		OUTPUT AT $t_{n+1}$
J	K	Q
L	L	$Q_n$
L	H	L
H	L	H
H	H	$\bar{Q}_n$

- H = high level, L = low level  
 NOTES: A.  $t_n$  = bit time before clock pulse.  
 B.  $t_{n+1}$  = bit time after clock pulse.

# CIRCUIT TYPES SN54111, SN74111

## DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

### recommended operating conditions

	SN54111			SN74111			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			20
	Low logic level			10			10
Clock frequency, $f_{clock}$	0 to 20			0 to 20			MHz
Width of clock pulse, $t_w(\text{clock})$	25			25			ns
Width of preset pulse, $t_w(\text{preset})$	25			25			ns
Width of clear pulse, $t_w(\text{clear})$	25			25			ns
Input setup time, high-level or low-level data, $t_{setup}$ (see Figure 115)	0			0			ns
Input hold time, high-level or low-level data, $t_{hold}$ (see Figure 115)	30			30			ns
Operating free-air temperature, $T_A$	-55	25	125	0	25	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_I$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4			V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$			0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	J or K input			40	$\mu\text{A}$
		Clear or Preset input	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		80	
		Clock input			120	
$I_{IL}$	Low-level input current	J or K input	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6	mA
		Clear or Preset input			-3.2	
		Clock input			-4.8	
$I_{OS}$	Short-circuit output current §	$V_{CC} = \text{MAX}$	SN54111	-20	-57	mA
			SN74111	-18	-57	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 3	28		41	mA

NOTE 3: With J and K inputs grounded, the clock input at 4.5 V, and the outputs open,  $I_{CC}$  is tested first with clear at 4.5 V and preset grounded, then with clear grounded and preset at 4.5 V.

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$f_{max}$	Maximum clock frequency	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Figure 115	20	25		MHz	
$t_{PLH}$	Propagation delay time, low-to-high-level output from clear or preset			12	18	ns	
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear or preset			21	30	ns	
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock			6	12	17	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			10	20	30	ns



**CIRCUIT TYPES SN54111, SN74111**  
**DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT**

---

functional block diagram (each flip-flop)



# CIRCUIT TYPES SN54121, SN74121 MONOSTABLE MULTIVIBRATORS

## logic

TRUTH TABLE (See Notes 1 thru 3)

$t_n$ INPUT			$t_{n+1}$ INPUT			OUTPUT
A1	A2	B	A1	A2	B	
1	1	0	1	1	1	Inhibit
0	X	1	0	X	0	Inhibit
X	0	1	X	0	0	Inhibit
0	X	0	0	X	1	One Shot
X	0	0	X	0	1	One Shot
1	1	1	X	0	1	One Shot
1	1	1	0	X	1	One Shot
X	0	0	X	1	0	Inhibit
0	X	0	1	X	0	Inhibit
X	0	1	1	1	1	Inhibit
0	X	1	1	1	1	Inhibit
1	1	0	X	0	0	Inhibit
1	1	0	0	X	0	Inhibit

$$1 = V_{in(1)} \geq 2V$$

$$0 = V_{in(0)} \leq 0.8V$$

- NOTES: 1.  $t_n$  = time before input transition.  
 2.  $t_{n+1}$  = time after input transition.  
 3. X indicates that either a logical 0 or 1 may be present.  
 4. NC = No Internal Connection.

6

## description


This monolithic TTL monostable multivibrator features d-c triggering from positive or gated negative-going inputs with inhibit facility. Both positive and negative-going output pulses are provided with full fan-out to 10 normalized loads.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL compatible and featuring temperature-independent backlash, See Figure L) for the B input allows jitter-free triggering from inputs with transition times as slow as 1 volt/second, providing the circuit with an excellent noise immunity of typically 1.2 volts. A high immunity to  $V_{CC}$  noise of typically 1.5 volts is also provided by internal latching circuitry.


Once fired, the outputs are independent of further transitions on the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse lengths may be varied from 40 nanoseconds to 40 seconds by choosing appropriate timing components. With no external timing components (i.e., pin 9 connected to pin 14, pins 10, 11 open) an output pulse of typically 30 nanoseconds is achieved which may be used as a d-c triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.

Pulse width is achieved through internal compensation and is virtually independent of  $V_{CC}$  and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

W FLAT PACKAGE  
(TOP VIEW)  
(See Notes 6 thru 9)



J OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)  
(See Notes 6 thru 9)



positive logic: see truth table and notes 5 and 6

- A1 and A2 are negative-edge-triggered logic inputs, and will trigger the one shot when either or both go to logical 0 with B at logical 1.
- B is a positive Schmitt-trigger input for slow edges or level detection, and will trigger the one shot when B goes to logical 1 with either A1 or A2 at logical 0. (See Truth Table)
- External timing capacitor may be connected between pin 10 (positive) and pin 11. With no external capacitance, an output pulse width of typically 30 ns is obtained.
- To use the internal timing resistor (2 kΩ nominal), connect pin 9 to pin 14.
- To obtain variable pulse width connect external variable resistance between pin 9 and pin 14. No external current limiting is needed.
- For accurate repeatable pulse widths connect an external resistor between pin 11 and pin 14 with pin 9 open-circuit.

## CIRCUIT TYPES SN54121, SN74121 MONOSTABLE MULTIVIBRATORS

### description (continued)

Jitter-free operation is maintained over the full temperature and  $V_{CC}$  range for more than six decades of timing capacitance (10 pF to 10  $\mu$ F) and more than one decade of timing resistance (2 k $\Omega$  to 40 k $\Omega$ ). Throughout these ranges, pulse width is defined by the relationship  $t_{p(out)} = C_T R_T \log_e 2$ .

Circuit performance is achieved with a nominal power dissipation of 90 milliwatts at 5 volts (50% duty cycle) and a quiescent dissipation of typically 65 milliwatts.

Duty cycles as high as 90% are achieved when using  $R_T = 40$  k $\Omega$ . Higher duty cycles are achievable if a certain amount of pulse-width jitter is allowed.

### recommended operating conditions

Supply Voltage $V_{CC}$ :	SN54121 Circuits . . . . .	4.5	5	5.5	V
	SN74121 Circuits . . . . .	4.75	5	5.25	V
Normalized Fan-Out From Each Output, N . . . . .				10	
Input Pulse Rise/Fall Time: Schmitt Input (B) . . . . .				1	V/s
	Logic Inputs (A1, A2) . . . . .			1	V/ $\mu$ s
Input Pulse Width . . . . .				50	ns
External Timing Resistance Between Pins ① and ⑭ (Pin ⑨ open) . . . . .				1.4	k $\Omega$
External Timing Resistance: SN54121 . . . . .				30	k $\Omega$
	SN74121 . . . . .			40	k $\Omega$
Timing Capacitance . . . . .				0	1000
Output Pulse Width . . . . .					40
Duty Cycle: $R_T = 2$ k $\Omega$ . . . . .					67%
	$R_T = 30$ k $\Omega$ (SN54121) or $R_T = 40$ k $\Omega$ (SN74121) . . . . .				90%

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
		10	
		1	V/s
		1	V/ $\mu$ s
		50	ns
		1.4	k $\Omega$
		30	k $\Omega$
		40	k $\Omega$
		0	1000
			40
			67%
			90%

6

# CIRCUIT TYPES SN54121, SN74121 MONOSTABLE MULTIVIBRATORS

electrical characteristics over operating free-air temperature range

PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNITS	
$V_{T+}$ Positive-going threshold voltage at A input	57	$V_{CC} = \text{MIN}$		1.4	2	V	
$V_{T-}$ Negative-going threshold voltage at A input	57	$V_{CC} = \text{MIN}$	0.8	1.4		V	
$V_{T+}$ Positive-going threshold voltage at B input	57	$V_{CC} = \text{MIN}$		1.55	2	V	
$V_{T-}$ Negative-going threshold voltage at B input	57	$V_{CC} = \text{MIN}$	0.8	1.35		V	
$V_{\text{out}(0)}$ Logical 0 output voltage	57	$V_{CC} = \text{MIN}$ , $I_{\text{sink}} = 16 \text{ mA}$		0.22	0.4	V	
$V_{\text{out}(1)}$ Logical 1 output voltage	57	$V_{CC} = \text{MIN}$ , $I_{\text{load}} = -400 \mu\text{A}$	2.4	3.3		V	
$I_{\text{in}(0)}$ Logical 0 level input current at A1 or A2	58	$V_{CC} = \text{MAX}$ , $V_{\text{in}} = 0.4 \text{ V}$		-1	-1.6	mA	
$I_{\text{in}(0)}$ Logical 0 level input current at B	59	$V_{CC} = \text{MAX}$ , $V_{\text{in}} = 0.4 \text{ V}$		-2	-3.2	mA	
$I_{\text{in}(1)}$ Logical 1 level input current at A1 or A2	60	$V_{CC} = \text{MAX}$ , $V_{\text{in}} = 2.4 \text{ V}$		2	40	$\mu\text{A}$	
		$V_{CC} = \text{MAX}$ , $V_{\text{in}} = 5.5 \text{ V}$		0.05	1	mA	
$I_{\text{in}(1)}$ Logical 1 level input current at B	61	$V_{CC} = \text{MAX}$ , $V_{\text{in}} = 2.4 \text{ V}$		4	80	$\mu\text{A}$	
		$V_{CC} = \text{MAX}$ , $V_{\text{in}} = 5.5 \text{ V}$		0.05	1	mA	
$I_{\text{OS}}$ Short circuit output current at Q or $\bar{Q}$ §	62 and 63	$V_{CC} = \text{MAX}$	SN54121	-20	-25	-55	mA
			SN74121	-18	-25	-55	
$I_{\text{CC}}$ Power supply current in quiescent (unfired) state	64	$V_{CC} = \text{MAX}$		13	25	mA	
$I_{\text{CC}}$ Power supply current in fired state	64	$V_{CC} = \text{MAX}$		23	40	mA	

6

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$t_{\text{pd}1}$ Propagation delay time to logical 1 level from B input to Q output	72	$C_L = 15 \text{ pF}$ , $C_T = 80 \text{ pF}$	15	35	55	ns
$t_{\text{pd}1}$ Propagation delay time to logical 1 level from A1/A2 inputs to Q output			25	45	70	ns
$t_{\text{pd}0}$ Propagation delay time to logical 0 level from B input to $\bar{Q}$ output	72	$C_L = 15 \text{ pF}$ , $C_T = 80 \text{ pF}$	20	40	65	ns
$t_{\text{pd}0}$ Propagation delay time to logical 0 level from A1/A2 inputs to $\bar{Q}$ output			30	50	80	ns
$t_{\text{p(out)}}$ Pulse width obtained using internal timing resistor	73	$C_L = 15 \text{ pF}$ , $C_T = 80 \text{ pF}$ , $R_T = \text{Open}$ , Pin ⑤ to $V_{CC}$	70	110	150	ns
$t_{\text{p(out)}}$ Pulse width obtained with zero timing capacitance	73	$C_L = 15 \text{ pF}$ , $C_T = 0$ , $R_T = \text{Open}$ , Pin ⑤ to $V_{CC}$	20	30	50	ns
$t_{\text{p(out)}}$ Pulse width obtained using external timing resistor	73	$C_L = 15 \text{ pF}$ , $C_T = 100 \text{ pF}$ , $R_T = 10 \text{ k}\Omega$ , Pin ⑤ Open	600	700	800	ns
		$C_L = 15 \text{ pF}$ , $C_T = 1 \mu\text{F}$ , $R_T = 10 \text{ k}\Omega$ , Pin ⑤ Open	6	7	8	ms
$t_{\text{hold}}$ Minimum duration of trigger pulse	73	$C_L = 15 \text{ pF}$ , $C_T = 80 \text{ pF}$ , $R_T = \text{Open}$ , Pin ⑤ to $V_{CC}$		30	50	ns

# CIRCUIT TYPES SN54121, SN74121 MONOSTABLE MULTIVIBRATORS

## TYPICAL CHARACTERISTICS

DISTRIBUTION OF UNITS  
for  
OUTPUT PULSE WIDTH




FIGURE H

VARIATION IN INTERNAL TIMING RESISTOR VALUE  
vs  
FREE-AIR TEMPERATURE




FIGURE I

VARIATION IN OUTPUT PULSE WIDTH  
vs  
SUPPLY VOLTAGE




FIGURE J

VARIATION IN OUTPUT PULSE WIDTH  
vs  
FREE-AIR TEMPERATURE




FIGURE K

⊗ Unless otherwise noted data is applicable for SN54121 and SN74121.

# CIRCUIT TYPES SN54121, SN74121 MONOSTABLE MULTIVIBRATORS

## TYPICAL CHARACTERISTICS §




FIGURE L

PROPAGATION DELAY TIME TO LOGICAL 1 LEVEL  
(B INPUT TO Q OUTPUT)  
vs  
FREE-AIR TEMPERATURE




FIGURE M

PROPAGATION DELAY TIME TO LOGICAL 0 LEVEL  
(B INPUT TO  $\bar{Q}$  OUTPUT)  
vs  
FREE-AIR TEMPERATURE




FIGURE N

§ Unless otherwise noted data is applicable for SN54121 and SN74121.

# CIRCUIT TYPES SN54121, SN74121 MONOSTABLE MULTIVIBRATORS

## TYPICAL CHARACTERISTICS §




FIGURE 0

§ Unless otherwise noted data is applicable for SN54121 and SN74121.

# CIRCUIT TYPES SN54121, SN74121 MONOSTABLE MULTIVIBRATORS

## TYPICAL CHARACTERISTICS §

OUTPUT PULSE WIDTH  
vs  
EXTERNAL CAPACITANCE




FIGURE P

§ Unless otherwise noted data is applicable for SN54121 and SN74121.



## CIRCUIT TYPES SN54122, SN54123, SN74122, SN74123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR


- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Diode-Clamped Inputs
- D-C Triggered from High- or Low-Level Gated Logic Inputs
- Compatible for Use with TTL or DTL
- Typical Average Propagation Delay to Output Q . . . 21 ns

logic

SN54122, SN74122  
TRUTH TABLE  
(See Note A)

INPUTS				OUTPUTS	
A1	A2	B1	B2	Q	$\bar{Q}$
H	H	X	X	L	H
X	X	L	X	L	H
X	X	X	L	L	H
L	X	H	H	L	H
L	X	↑	H	$\square$	$\sqcup$
L	X	H	↑	$\square$	$\sqcup$
X	L	H	H	L	H
X	L	↑	H	$\square$	$\sqcup$
X	L	H	↑	$\square$	$\sqcup$
H	↓	H	H	$\square$	$\sqcup$
↓	↓	H	H	$\square$	$\sqcup$
↓	H	H	H	$\square$	$\sqcup$

SN54122, SN74122  
J OR N DUAL-IN-LINE OR  
W FLAT PACKAGE (TOP VIEW)<sup>†</sup>  
(SEE NOTES B THRU D)




6

SN54123, SN74123  
TRUTH TABLE  
(See Note A)

INPUTS		OUTPUTS	
A	B	Q	$\bar{Q}$
H	X	L	H
X	L	L	H
L	↑	$\square$	$\sqcup$
↓	H	$\square$	$\sqcup$

SN54123, SN74123  
J OR N DUAL-IN-LINE OR  
W FLAT PACKAGE (TOP VIEW)<sup>†</sup>  
(SEE NOTE D)



<sup>†</sup>Pin assignments for these circuits are the same for all packages.


- NOTES: A. H = high level (steady state), L = low level (steady state), ↑ = transition from low to high level, ↓ = transition from high to low level,  $\square$  = one high-level pulse,  $\sqcup$  = one low-level pulse, X = irrelevant (any input, including transitions).
- B. NC = No internal connection.
- C. To use the internal timing resistor of SN54122/SN74122 (10 kΩ nominal), connect  $R_{int}$  to  $V_{CC}$ .
- D. An external timing capacitor may be connected between  $C_{ext}$  and  $R_{ext}/C_{ext}$  (positive).

# CIRCUIT TYPES SN54122, SN54123, SN74122, SN74123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR


## description

These monolithic TTL retriggerable monostable multivibrators feature d-c triggering from gated low-level-active (A) and high-level-active (B) inputs, and also provide overriding direct clear inputs. Complementary outputs are provided. A full fan-out to 10 normalized Series 54/74 loads is available from each of the outputs at the low logic level, and in the high-level state, a fan-out of 20 is available. The retrigger capability simplifies the generation of output pulses of extremely long duration. By triggering the input before the output pulse is terminated, the output pulse may be extended. The overriding clear capability permits any output pulse to be terminated at a predetermined time independently of the timing components R and C.

Figure A below illustrates triggering the one-shot with the high-level-active (B) inputs.



OUTPUT PULSE CONTROL USING RETRIGGER PULSE



OUTPUT PULSE CONTROL USING CLEAR INPUT

FIGURE A—TYPICAL INPUT/OUTPUT PULSES

NOTE: Retrigger pulse must not start before  $0.22 C_{ext}$  (in picofarads) nanoseconds after previous trigger pulse.

## CIRCUIT TYPES SN54122, SN54123, SN74122, SN74123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

### description (continued)

These monostables are designed to provide the system designer with complete flexibility in controlling the pulse width, either to lengthen the pulse by retriggering, or to shorten by clearing. SN54122/SN74122 has an internal timing resistor which allows the circuit to be operated with only an external capacitor, if so desired. Applications requiring more precise pulse widths and not requiring the clear feature can best be satisfied with SN54121/SN74121.

The output pulse is primarily a function of the external capacitor and resistor. For  $C_{ext} > 1000$  pF, the output pulse width ( $t_w$ ) is defined as:

$$t_w = 0.32 R_T C_{ext} \left( 1 + \frac{0.7}{R_T} \right)$$

where

$R_T$  is in  $k\Omega$  (either internal or external timing resistor)  
 $C_{ext}$  is in pF  
 $t_w$  is in ns

For pulse widths when  $C_{ext} \leq 1000$  pF, see Figure 3.

These circuits are fully compatible with most TTL or DTL families. Inputs are diode-clamped to minimize reflections due to transmission-line effects, which simplifies design. Typical power dissipation per one shot is 115 milliwatts; typical average propagation delay time to the Q output is 21 nanoseconds. The SN54122 and SN54123 are characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ ; the SN74122 and SN74123 are characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Interemitter voltage, SN54122, SN74122 Circuits only (see Note 2)	5.5 V
Operating free-air temperature range: SN54122, SN54123 Circuits	$-55^\circ\text{C}$ to $125^\circ\text{C}$
SN74122, SN74123 Circuits	$0^\circ\text{C}$ to $70^\circ\text{C}$
Storage temperature range	$-65^\circ\text{C}$ to $150^\circ\text{C}$

6

### recommended operating conditions

	SN54122, SN54123			SN74122, SN74123			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			
	Low logic level			10			
Input data setup time, $t_{setup}$ (see Note 3 and Figure 116)	40†			40†			ns
Input data hold time, $t_{hold}$ (see Note 4 and Figure 116)	40†			40†			ns
Width of clear pulse, $t_w(\text{clear})$	40†			40†			ns
External timing resistance	5			5			$k\Omega$
External capacitance	No restriction			No restriction			
Wiring capacitance at $R_{ext}/C_{ext}$ terminal	50			50			pF
Operating free-air temperature, $T_A$	-55	25	125	0	25	70	$^\circ\text{C}$

†These conditions are recommended for use at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

- NOTES:
1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
  2. This is the voltage between two emitters of a multiple-emitter transistor. For the SN54122/SN74122 circuit, this rating applies to each A input with respect to the other and to each B input with respect to the other.
  3. Setup time for a dynamic input is the interval immediately preceding the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure recognition of the transition.
  4. Hold time for a dynamic input is the interval immediately following the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure continued recognition of the transition.

# CIRCUIT TYPES SN54122, SN54123, SN74122, SN74123

## RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage			0.8		V
V <sub>I</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -800 μA, See Note 5	2.4			V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA, See Note 5	0.22	0.4		V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40		μA
				80		
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1.6		mA
				-3.2		
I <sub>OS</sub>	Short-circuit output current§	V <sub>CC</sub> = MAX, See Note 5	-10		-40	mA
I <sub>CC</sub>	Supply current (quiescent or triggered)	V <sub>CC</sub> = MAX, See Notes 6 and 7	SN54122, SN74122	23	28	mA
			SN54123, SN74123	46	66	

† For conditions shown as MIN or MAX, use the value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time.

- NOTES: 5. Ground C<sub>ext</sub> to measure V<sub>OH</sub> at Q, V<sub>OL</sub> at  $\bar{Q}$ , or I<sub>OS</sub> at Q. C<sub>ext</sub> is open to measure V<sub>OH</sub> at  $\bar{Q}$ , V<sub>OL</sub> at Q, or I<sub>OS</sub> at  $\bar{Q}$ .
6. Quiescent I<sub>CC</sub> is measured (after clearing) with 2.4 V applied to all clear and A inputs, B inputs grounded, all outputs open, C<sub>ext</sub> = 0.02 μF, and R<sub>ext</sub> = 25 kΩ. R<sub>int</sub> of SN54122/SN74122 is open.
7. I<sub>CC</sub> is measured in the triggered state with 2.4 V applied to all clear and B inputs, A inputs grounded, all outputs open, C<sub>ext</sub> = 0.02 μF, and R<sub>ext</sub> = 25 kΩ. R<sub>int</sub> of SN54122/SN74122 is open.


6

switching characteristic, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, N = 10

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level Q output, from either A input	C <sub>ext</sub> = 0, R <sub>ext</sub> = 5 kΩ, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Figure 116		22	33	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level Q output, from either B input			19	28	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level $\bar{Q}$ output, from either A input			30	40	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level $\bar{Q}$ output, from either B input			27	36	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level Q output, from clear input			18	27	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level $\bar{Q}$ output, from clear input			30	40	ns
t <sub>w(min)</sub>	Minimum width of Q output pulse			45	65	ns
t <sub>w</sub>	Width of Q output pulse		C <sub>ext</sub> = 1000 pF, R <sub>ext</sub> = 10 kΩ, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	3.08	3.42	3.76

# CIRCUIT TYPES SN54122, SN54123, SN74122, SN74123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

## TYPICAL CHARACTERISTICS




†These values of resistance exceed the maximums recommended for use over the full temperature range of the SN54122 and SN54123.

FIGURE B


## TYPICAL APPLICATION DATA

6



TIMING COMPONENT CONNECTIONS WHEN  $C_{ext} \leq 1000$  pF

FIGURE C



TIMING COMPONENT CONNECTIONS WHEN  $C_{ext} > 1000$  pF AND CLEAR IS USED

FIGURE D

To prevent reverse voltage across  $C_{ext}$ , it is recommended that the method shown in Figure D be employed when using electrolytic capacitors and in applications utilizing the clear function. In all applications using the diode, the pulse width is:

$$t_w = 0.28 R_{ext} C_{ext} \left( 1 + \frac{0.7}{R_{ext}} \right)$$


where

$R_{ext}$  is in k $\Omega$   
 $C_{ext}$  is in pF  
 $t_w$  is in ns

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC


## PARAMETER MEASUREMENT INFORMATION

d-c test circuits§




1. All inputs are tested simultaneously.

FIGURE 1




1. Each input is tested separately.

FIGURE 2




1. Each input is tested separately.

FIGURE 3




1. Each input is tested separately.

FIGURE 4



1. Each gate is tested separately.

FIGURE 5



1. Logical 0 and logical 1 conditions are tested.  
2. All gates are tested simultaneously.


FIGURE 6

§ Arrows indicate actual direction of current flow.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits § (continued)




6

§Arrows indicate actual direction of current flow.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC


## PARAMETER MEASUREMENT INFORMATION

### d-c test circuits§ (continued)



1. Each gate is tested separately.

FIGURE 13



1. Logical 0 and logical 1 conditions are tested.  
2. All gates are tested simultaneously.

FIGURE 14




FIGURE 15




FIGURE 16




FIGURE 17






FIGURE 18



1. Each inverter is tested separately.

FIGURE 19



1. All inverters are tested simultaneously.

FIGURE 20


§ Arrows indicate actual direction of current flow



**SERIES 54, 74  
TRANSISTOR-TRANSISTOR LOGIC**

**PARAMETER MEASUREMENT INFORMATION**

**d-c test circuits § (continued)**




§ Arrows indicate actual direction of current flow.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits § (continued)




§ Arrows indicate actual direction of current flow.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits § (continued)



§ Arrows indicate actual direction of current flow.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

### d-c test circuits § (continued)




FIGURE 38




FIGURE 39






FIGURE 40

§ Arrows indicate actual direction of current flow.


# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

### d-c test circuits § (continued)



6




§Arrows indicate actual direction of current flow.




# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits<sup>§</sup> (continued)



6



<sup>§</sup> Arrows indicate actual direction of current flow

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits § (continued)




FIGURE 49




FIGURE 50




FIGURE 51




FIGURE 52




FIGURE 53

§ Arrows indicate actual direction of current flow.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits § (continued)




FIGURE 54




FIGURE 55




FIGURE 56

§Arrows indicate actual direction of current flow.



# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits § (continued)





FIGURE 57



1. Each input is tested separately. Input not being tested is at 4.5 V.

FIGURE 58





FIGURE 59



1. Each input is tested separately. Input not being tested is at ground.

FIGURE 60

§ Arrows indicate actual direction of current flow.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## d-c test circuits § (continued)      PARAMETER MEASUREMENT INFORMATION




FIGURE 61




FIGURE 62




FIGURE 63





FIGURE 64

§ Arrows indicate actual direction of current flow.


# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION


### switching characteristics



**TEST CIRCUIT FOR SN5400, SN5402, SN5404, SN5410, SN5420, SN5430, SN5440, SN5450, SN5451, SN5453, SN5454, SN7400, SN7402, SN7404, SN7410, SN7420, SN7430, SN7440, SN7450, SN7451, SN7453, AND SN7454**



**TEST CIRCUIT FOR SN5401, SN5403, SN5405, SN7401, SN7403, SN7405**



- NOTES: 1. The generator has the following characteristic:  $V_{gen} = 3.5\text{ V}$ ,  $t_0 = 5\text{ ns}$ ,  $t_1 = 10\text{ ns}$ ,  $t_p = 0.5\text{ }\mu\text{s}$ ,  $\text{PRR} = 1\text{ MHz}$ ,  $Z_{out} \approx 50\text{ }\Omega$ .  
2. All diodes are 1N3064.

$$3. t_{pd} = \frac{t_{pd0} + t_{pd1}}{2}$$

4.  $C_L$  includes probe and jig capacitance.


5. When testing the SN5400/SN7400 through SN5440/SN7440 (except SN5402/SN7402) connect all unused inputs to 2.4 V. When testing the SN5402/SN7402 or SN5450/SN7450 through SN5454/SN7454, apply the input pulse to one input of one AND section and 2.4 V to all unused inputs of that AND section. All inputs or unused AND sections are grounded.

**FIGURE 65-GATE PROPAGATION DELAY TIMES**

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)




6


**SERIES 54,74**  
**TRANSISTOR-TRANSISTOR LOGIC**

**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



**SN5470/SN7470 TEST CIRCUIT**



**SN5474/SN7474 TEST CIRCUIT**


- NOTES:
1. Pre-set or clear function of the SN5470/SN7470 can occur only when clock input is low. Gated inputs are inhibited.
  2. Clear and pre-set inputs of the SN5474/SN7474 dominate regardless of the state of clock or D inputs.
  3. All diodes are 1N3064.
  4.  $C_L$  includes probe and jig capacitance.

**FIGURE 67—SN5470/SN7470 AND SN5474/SN7474 PRESET/CLEAR PROPAGATION DELAY TIMES (SHEET 1 OF 2)**

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



NOTE 6: Clear or preset input pulse characteristics:  $V_{\text{gen}} = 3.5 \text{ V}$ ,  $t_0 = 5 \text{ ns}$ ,  $t_p = 25 \text{ ns}$  for the SN5470/SN7470, and  $t_p = 30 \text{ ns}$  for SN5474/SN7474.

FIGURE 67—SN5470/SN7470 AND SN5474/SN7474 PRESET/CLEAR PROPAGATION DELAY TIMES (SHEET 2 OF 2)

**SERIES 54, 74**  
**TRANSISTOR-TRANSISTOR LOGIC**

**PARAMETER MEASUREMENT INFORMATION**

**switching characteristics (continued)**






FIGURE 68—SN5470/SN7470 FLIP-FLOP SWITCHING TIMES

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



- NOTES:
1. Clock, J, and K input pulse characteristics:  $V_{gen} = 3.5\text{ V}$ ,  $t_0 = 10\text{ ns}$ ,  $t_1 = 10\text{ ns}$ ,  $t_p = 20\text{ ns}$ , and  $PRR = 1\text{ MHz}$ . When testing  $f_{max}$ , vary PRR.
  2. For the SN5472/SN7472,  $J = J1 \cdot J2 \cdot J3$ , and  $K = K1 \cdot K2 \cdot K3$ .
  3. Gated inputs (shown with dotted lines) are for the SN5472/SN7472 only. The SN5473/SN7473, SN54107/SN74107 and SN5476/SN7476, Dual Flip-Flops have direct J and K inputs, and preset is not available on the SN5473/SN7473 and SN54107/SN74107.
  4. All diodes are 1N3064.
  5.  $C_L$  includes probe and jig capacitance.


FIGURE 69—SN5472/SN7472, SN5473/SN7473, SN5476/SN7476, SN54107/SN74107 FLIP-FLOP SWITCHING TIMES




# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



TEST CIRCUIT



**NOTES:**


1. Clear or preset inputs dominate regardless of the state of clock or J-K inputs.
2. Clear or preset input pulse characteristics:  $V_{CC} = 3.5\text{ V}$ ,  $t_0 = 5\text{ ns}$ ,  $t_1 = 10\text{ ns}$ ,  $t_{p(\text{clear})} = t_{p(\text{preset})} = 25\text{ ns}$ ,  $\text{PRR} = 1\text{ MHz}$ , and  $Z_{\text{out}} \approx 50\ \Omega$ .
3. Gates inputs (shown with dotted lines) are for the SN5472/SN7472 only. The SN5473/SN7473, SN5476/SN7476, and SN54107/SN74107 Dual Flip-Flops have direct J and K inputs, and preset is not available on the SN5473/SN7473 or SN54107/SN74107.
4. All diodes are 1N3064.
5.  $C_L$  includes probe and jig capacitance.

**FIGURE 70—SN5472/SN7472, SN5473/SN7473, SN5476/SN7476, SN54107/SN74107 PRESET/CLEAR PROPAGATION DELAY TIMES**

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION


switching characteristics (continued)



# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION


switching characteristics (continued)



# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



6

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits§




FIGURE 74— $V_{IH}$ ,  $V_{OL}$




FIGURE 75— $V_{IL}$ ,  $I_{OH}$




FIGURE 76— $I_{IH}$





FIGURE 77— $I_{IL}$

6



All inverters are tested simultaneously.


FIGURE 78— $I_{CCH}$ ,  $I_{CCL}$

§Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics



6



NOTES: A. The generator has the following characteristics:  $t_w = 0.5 \mu\text{s}$ ,  $\text{PRR} = 1 \text{ MHz}$ ,  $Z_{\text{out}} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

FIGURE 79—PROPAGATION DELAY TIMES

**SERIES 54, 74  
TRANSISTOR-TRANSISTOR LOGIC**

**PARAMETER MEASUREMENT INFORMATION**

d-c test circuits<sup>§</sup>




FIGURE 80— $V_{IH}$ ,  $I_{OH}$




FIGURE 81— $V_{IL}$ ,  $V_{OL}$




FIGURE 82— $I_{IH}$





FIGURE 83— $I_{IL}$

6



All buffers/drivers are tested simultaneously.


FIGURE 84— $I_{CCH}$ ,  $I_{CCL}$

<sup>§</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics



6



NOTES: A. The generator has the following characteristics:  $t_w = 0.5 \mu\text{s}$ ,  $\text{PRR} = 1 \text{ MHz}$ ,  $Z_{\text{out}} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.


FIGURE 85—PROPAGATION DELAY TIMES



# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits<sup>†</sup>



Both inputs are tested simultaneously.

FIGURE 86— $V_{IH}$ ,  $V_{OH}$






FIGURE 87— $V_{IH}$ ,  $I_{OH}$




Each input is tested separately.

FIGURE 88— $V_{IL}$ ,  $V_{OL}$




Each input is tested separately.

FIGURE 89— $I_{IH}$




Each input is tested separately.

FIGURE 90— $I_{IL}$



Each gate is tested separately.

FIGURE 91— $I_{OS}$



A. High-level and low-level conditions are tested.

B. All gates are tested simultaneously.


FIGURE 92— $I_{CCH}$ ,  $I_{CCL}$

<sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC


## PARAMETER MEASUREMENT INFORMATION

switching characteristic



TEST CIRCUIT

6



VOLTAGE WAVEFORMS


- NOTES: A. The generator has the following characteristics:  $t_w = 0.5 \mu s$ ,  $PRR = 1 \text{ MHz}$ ,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.

FIGURE 93—PROPAGATION DELAY TIMES


**SERIES 54, 74**  
**TRANSISTOR-TRANSISTOR LOGIC**

**PARAMETER MEASUREMENT INFORMATION**


d-c test circuits<sup>§</sup>



**FIGURE 94**— $V_{T+}$ ,  $I_{T+}$ ,  $V_{OL}$




**FIGURE 95**— $V_{T-}$ ,  $I_{T-}$ ,  $V_{OH}$




Each input is tested separately.

**FIGURE 96**— $I_{iH}$




Each input is tested separately.

**FIGURE 97**— $V_{iL}$ ,  $I_{iL}$



Each gate is tested separately.

**FIGURE 98**— $I_{OS}$



**FIGURE 99**— $I_{CCH}$ ,  $I_{CCL}$



6

<sup>§</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics




VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics:  $t_w = 0.5 \mu\text{s}$ ,  $\text{PRR} = 1 \text{ MHz}$ ,  $Z_{\text{out}} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.

FIGURE 100—PROPAGATION DELAY TIMES


## PARAMETER MEASUREMENT INFORMATION

d-c test circuits §




Both inputs are tested simultaneously.

FIGURE 101— $V_{IH}$ ,  $V_{OL}$



- A. Each input is tested separately.  
 B.  $I_{OH}$  is tested at  $V_{OH} = 12 \text{ V}$  and  
 $V_{OH}$  is tested at  $I_{OH} = 1 \text{ mA}$ .

FIGURE 102— $V_{IL}$ ,  $V_{OH}$ ,  $I_{OH}$



Each input is tested separately.


FIGURE 103— $I_{IH}$

§ Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC


## PARAMETER MEASUREMENT INFORMATION

d-c test circuits § (continued)



Each input is tested separately.

**FIGURE 104**— $I_{IL}$




High-level and low-level output conditions are tested.

**FIGURE 105**— $I_{CCH}$ ,  $I_{CCL}$

§ Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### switching characteristics



6


NOTES: A. The generator has the following characteristics:  $t_w = 0.5 \mu s$ ,  $PRR = 1 \text{ MHz}$ ,  $Z_{out} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 106**—PROPAGATION DELAY TIMES

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION


d-c test circuitst



NOTES: A. Each output is tested separately.  
B.  $V_{OH}$  is also tested using clear and preset inputs.


FIGURE 107 -  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$

6



NOTE: Each output is tested separately.

FIGURE 108 -  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OL}$



NOTE:  $V_I$  is applied and  $I_{IH}$  is measured separately for each input. All other inputs are grounded.


FIGURE 109 -  $I_{IH}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



6

FIGURE 110—  $I_{IL}$





FIGURE 111—  $I_{CC}$

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

### switching characteristics



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. Test circuit shown is for the SN54105/SN74105. When testing SN54104/SN74104, the J2 and K2 inputs are connected in parallel with the other J and K inputs.  
 B. The pulse generator has the following characteristics:  $t_{w(\text{clock})} = 250 \text{ ns}$ ,  $\text{PRR} = 1 \text{ MHz}$ ,  $Z_{\text{out}} \approx 50 \Omega$ .  
 C.  $C_L$  includes probe and jig capacitance.  
 D. All diodes are 1N3064.


FIGURE 112— PROPAGATION DELAY TIMES



# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)




6

- NOTES:**
- A. Test circuit shown is for the SN54105/SN74105. When testing SN54104/SN74104, the J2 input is connected in parallel with the other J inputs and K2 is grounded.
  - B. The input pulses have the following characteristics: PRR = 1 MHz,  $t_w(\text{clock}) = 100\text{ ns}$ , and  $t_w(\text{clear}) = 100\text{ ns}$ . For duration of the J-input pulse, see Notes C and D.
  - C. Output A is valid for: SN54104/SN74104,  $t_{\text{release(L)}} \leq 10\text{ ns}$ ; SN54105/SN74105,  $t_{\text{release(L)}} \leq 1\text{ ns}$ .
  - D. Output B is valid for: SN54104/SN74104,  $t_{\text{setup(H)}} \geq 35\text{ ns}$ ; SN54105/SN74105,  $t_{\text{setup(H)}} \geq 10\text{ ns}$ .
  - E.  $C_L$  includes probe and jig capacitance.
  - F. All diodes are 1N3064.


FIGURE 113 – INPUT SETUP/RELEASE TIMES

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST



VOLTAGE WAVEFORMS


- NOTES: A. Both input pulses are supplied by generators with the following characteristics: PRR = 1 MHz,  $Z_{out} \approx 50 \Omega$ . Clock duty cycle = 50%.  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.

FIGURE 114


6

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST



VOLTAGE WAVEFORMS


- NOTES: A. Both input pulses are supplied by generators with the following characteristics: PRR = 1 MHz,  $Z_{\text{out}} \approx 50 \Omega$ , clock duty cycle = 50%.
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064.

FIGURE 115


# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## PARAMETER MEASUREMENT INFORMATION

### switching characteristics



6









- NOTES: A. The pulse generators have the following characteristics:  $t_r \leq 10$  ns (10% to 90% level),  $t_f \leq 10$  ns,  $PRR \leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ .  
 B. See Test Conditions, switching characteristics table, page 3, for values of  $R_{ext}$  and  $C_{ext}$ .  
 C. All diodes are 1N3064.  
 D.  $C_L$  includes probe and jig capacitance.

FIGURE 116—SWITCHING TIMES

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

## TYPICAL CHARACTERISTICS §




§ Unless otherwise noted, data as shown is applicable for: SN5400, SN5402, SN5404, SN5410, SN5420, SN5430, SN5450, SN5451, SN5453, SN5454, SN7400, SN7402, SN7404, SN7410, SN7420, SN7430, SN7450, SN7451, SN7453, SN7454.

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222






# CIRCUIT TYPES SN54184, SN54185A, SN74184, SN74185A

## BCD-TO-BINARY AND BINARY-TO-BCD CONVERTERS

SN54184 and SN74184 BCD-to-binary converters (continued)

**6-BIT CONVERTER**



**TRUTH TABLE  
BCD-TO-BINARY  
CONVERTER**

BCD WORDS	INPUTS (See Note A)					OUTPUTS (See Note B)					
	E	D	C	B	A	G	Y5	Y4	Y3	Y2	Y1
0-1	L	L	L	L	L	L	L	L	L	L	L
2-3	L	L	L	L	H	L	L	L	L	L	H
4-5	L	L	L	H	L	L	L	L	H	L	L
6-7	L	L	L	H	H	L	L	L	H	H	L
8-9	L	L	H	L	L	L	L	L	H	L	L
10-11	L	H	L	L	L	L	L	L	H	L	H
12-13	L	H	L	L	H	L	L	L	H	H	L
14-15	L	H	L	H	L	L	L	L	H	H	H
16-17	L	H	L	H	H	L	L	H	L	L	L
18-19	L	H	H	L	L	L	L	H	L	L	H
20-21	H	L	L	L	L	L	L	H	L	H	L
22-23	H	L	L	L	H	L	L	H	L	H	H
24-25	H	L	L	H	L	L	L	H	H	L	L
26-27	H	L	L	H	H	L	L	H	H	L	H
28-29	H	L	H	L	L	L	L	H	H	H	L
30-31	H	H	L	L	L	L	L	H	H	H	H
32-33	H	H	L	L	H	L	H	L	L	L	L
34-35	H	H	L	H	L	L	H	L	L	L	H
36-37	H	H	L	H	H	L	H	L	L	H	L
38-39	H	H	H	L	L	L	H	L	L	H	H
ANY	X	X	X	X	X	H	H	H	H	H	H


H = high level, L = low level, X = irrelevant

NOTES: A. Input conditions other than those shown produce highs at outputs Y1 through Y5.


B. Outputs Y6, Y7, and Y8 are not used for BCD-to-binary conversion.

In addition to BCD-to-binary conversion, the SN54184 and SN74184 are programmed to generate BCD 9's complement or BCD 10's complement. Again, in each case, one bit of the complement code is logically equal to one of the BCD bits; therefore, these complements can be produced on three lines. As outputs Y6, Y7, and Y8 are not required in the BCD-to-binary conversion, they are utilized to provide these complement codes as specified in the truth table (above, right) when the devices are connected as shown above the truth table.

**BCD 9'S  
COMPLEMENT CONVERTER**



**BCD 10'S  
COMPLEMENT CONVERTER**



**TRUTH TABLE  
BCD 9'S OR BCD 10'S  
COMPLEMENT CONVERTER**

BCD WORD	INPUTS (See Note C)					OUTPUTS (See Note D)			
	E†	D	C	B	A	G	Y8	Y7	Y6
0	L	L	L	L	L	L	H	L	H
1	L	L	L	L	H	L	H	L	L
2	L	L	L	H	L	L	L	H	H
3	L	L	L	H	H	L	L	L	L
4	L	L	H	L	L	L	L	H	H
5	L	L	H	L	H	L	L	H	L
6	L	L	H	H	L	L	L	L	H
7	L	L	H	H	H	L	L	L	L
8	L	H	L	L	L	L	L	L	H
9	L	H	L	L	H	L	L	L	L
0	H	L	L	L	L	L	L	L	L
1	H	L	L	L	H	L	H	L	L
2	H	L	L	H	L	L	H	L	L
3	H	L	L	H	H	L	L	H	H
4	H	L	H	L	L	L	L	H	H
5	H	L	H	L	H	L	L	H	L
6	H	L	H	H	L	L	L	H	L
7	H	L	H	H	H	L	L	L	H
8	H	H	L	L	L	L	L	L	H
9	H	H	L	L	H	L	L	L	L
ANY	X	X	X	X	X	H	H	H	H

H = high level, L = low level, X = irrelevant

NOTES: C. Input conditions other than those shown produce highs at outputs Y6, Y7, and Y8.

D. Outputs Y1 through Y5 are not used for BCD 9's or BCD 10's complement conversion.

†When these devices are used as complement converters, input E is used as a mode control. With this input low, the BCD 9's complement is generated; when it is high, the BCD 10's complement is generated.

9